Skip to main navigation
Skip to search
Skip to main content
Arizona State University Home
Home
Profiles
Departments and Centers
Scholarly Works
Activities
Equipment
Grants
Datasets
Prizes
Search by expertise, name or affiliation
Scalable and parameterised VLSI architecture for efficient sparse approximation in FPGAs and SoCs
F. Ren
, W. Xu, D. Marković
Research output
:
Contribution to journal
›
Article
›
peer-review
10
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Scalable and parameterised VLSI architecture for efficient sparse approximation in FPGAs and SoCs'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Engineering & Materials Science
VLSI circuits
100%
Field programmable gate arrays (FPGA)
69%
Intellectual property
51%
Logic devices
27%
Intellectual property core
27%
System-on-chip
21%
Throughput
14%