Deep Neural Network Training Accelerator Designs in ASIC and FPGA

Shreyas K. Venkataramanaiah, Shihui Yin, Yu Cao, Jae Sun Seo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Fingerprint

Dive into the research topics of 'Deep Neural Network Training Accelerator Designs in ASIC and FPGA'. Together they form a unique fingerprint.

Engineering & Materials Science

Physics & Astronomy