Virtual channels planning for networks-on-chip

Ting Chun Huang, Umit Ogras, Radu Marculescu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

61 Citations (Scopus)

Abstract

The virtual channel flow control (VCFC) provides an efficient implementation for on-chip networks. However, allocating the virtual channels (VCs) uniformly results in a waste of area and significant leakage power, especially at nanoscale. To remedy this situation, we propose a novel approach for customizing the virtual channels allocation based on the traffic characteristics of the target application. Towards this end, we first develop an algorithm that calculates the port contention rates and expected bandwidth at each router in the network. Using this information, we add VCs only to the channels with the highest bandwidth usage. Our simulation results involving synthetic and real applications show more than 40% buffer savings compared to uniform VC allocation, while achieving similar performance levels.

Original languageEnglish (US)
Title of host publicationProceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007
Pages879-884
Number of pages6
DOIs
StatePublished - 2007
Externally publishedYes
Event8th International Symposium on Quality Electronic Design, ISQED 2007 - San Jose, CA, United States
Duration: Mar 26 2007Mar 28 2007

Other

Other8th International Symposium on Quality Electronic Design, ISQED 2007
CountryUnited States
CitySan Jose, CA
Period3/26/073/28/07

Fingerprint

Bandwidth
Planning
Channel flow
Routers
Flow control
Network-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Huang, T. C., Ogras, U., & Marculescu, R. (2007). Virtual channels planning for networks-on-chip. In Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007 (pp. 879-884). [4149144] https://doi.org/10.1109/ISQED.2007.169

Virtual channels planning for networks-on-chip. / Huang, Ting Chun; Ogras, Umit; Marculescu, Radu.

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. p. 879-884 4149144.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, TC, Ogras, U & Marculescu, R 2007, Virtual channels planning for networks-on-chip. in Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007., 4149144, pp. 879-884, 8th International Symposium on Quality Electronic Design, ISQED 2007, San Jose, CA, United States, 3/26/07. https://doi.org/10.1109/ISQED.2007.169
Huang TC, Ogras U, Marculescu R. Virtual channels planning for networks-on-chip. In Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. p. 879-884. 4149144 https://doi.org/10.1109/ISQED.2007.169
Huang, Ting Chun ; Ogras, Umit ; Marculescu, Radu. / Virtual channels planning for networks-on-chip. Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. pp. 879-884
@inproceedings{3309166ec2d14fcab373c7b2e7289e9b,
title = "Virtual channels planning for networks-on-chip",
abstract = "The virtual channel flow control (VCFC) provides an efficient implementation for on-chip networks. However, allocating the virtual channels (VCs) uniformly results in a waste of area and significant leakage power, especially at nanoscale. To remedy this situation, we propose a novel approach for customizing the virtual channels allocation based on the traffic characteristics of the target application. Towards this end, we first develop an algorithm that calculates the port contention rates and expected bandwidth at each router in the network. Using this information, we add VCs only to the channels with the highest bandwidth usage. Our simulation results involving synthetic and real applications show more than 40{\%} buffer savings compared to uniform VC allocation, while achieving similar performance levels.",
author = "Huang, {Ting Chun} and Umit Ogras and Radu Marculescu",
year = "2007",
doi = "10.1109/ISQED.2007.169",
language = "English (US)",
isbn = "0769527957",
pages = "879--884",
booktitle = "Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",

}

TY - GEN

T1 - Virtual channels planning for networks-on-chip

AU - Huang, Ting Chun

AU - Ogras, Umit

AU - Marculescu, Radu

PY - 2007

Y1 - 2007

N2 - The virtual channel flow control (VCFC) provides an efficient implementation for on-chip networks. However, allocating the virtual channels (VCs) uniformly results in a waste of area and significant leakage power, especially at nanoscale. To remedy this situation, we propose a novel approach for customizing the virtual channels allocation based on the traffic characteristics of the target application. Towards this end, we first develop an algorithm that calculates the port contention rates and expected bandwidth at each router in the network. Using this information, we add VCs only to the channels with the highest bandwidth usage. Our simulation results involving synthetic and real applications show more than 40% buffer savings compared to uniform VC allocation, while achieving similar performance levels.

AB - The virtual channel flow control (VCFC) provides an efficient implementation for on-chip networks. However, allocating the virtual channels (VCs) uniformly results in a waste of area and significant leakage power, especially at nanoscale. To remedy this situation, we propose a novel approach for customizing the virtual channels allocation based on the traffic characteristics of the target application. Towards this end, we first develop an algorithm that calculates the port contention rates and expected bandwidth at each router in the network. Using this information, we add VCs only to the channels with the highest bandwidth usage. Our simulation results involving synthetic and real applications show more than 40% buffer savings compared to uniform VC allocation, while achieving similar performance levels.

UR - http://www.scopus.com/inward/record.url?scp=34548133265&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548133265&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2007.169

DO - 10.1109/ISQED.2007.169

M3 - Conference contribution

SN - 0769527957

SN - 9780769527956

SP - 879

EP - 884

BT - Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

ER -