Temporal performance degradation under RTN: Evaluation and mitigation for nanoscale circuits

Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, Huazhong Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Random telegraph noise (RTN) is one of the critical reliability concerns in nanoscale circuit design, and it is important to consider the impact of RTN on the circuits' temporal performance. This paper proposes a framework to evaluate the RTN-induced performance degradation and variation of digital circuits, and the evaluation results show that RTN can result in 54.4% degradation and 59.9% variation on the circuit delay at 16nm technology node. Power supply tuning and gate sizing techniques are investigated to demonstrate the impact of such circuit-level techniques on mitigating the RTN effect.

Original languageEnglish (US)
Title of host publicationProceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012
Pages183-188
Number of pages6
DOIs
StatePublished - Oct 29 2012
Event2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012 - Amherst, MA, United States
Duration: Aug 19 2012Aug 21 2012

Publication series

NameProceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012

Other

Other2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012
CountryUnited States
CityAmherst, MA
Period8/19/128/21/12

Keywords

  • Mitigation technique
  • Performance degradation
  • Random telegraph noise

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Temporal performance degradation under RTN: Evaluation and mitigation for nanoscale circuits'. Together they form a unique fingerprint.

Cite this