Robust 7-nm SRAM design on a predictive PDK

Vinay Vashishtha, Manoj Vangala, Parv Sharma, Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

SRAMs are ubiquitous in modern VLSI design but have become difficult to design in advanced finFET processes due to fin quantization and large variability at small geometries. In this paper six transistor SRAM design on a 7-nm predictive PDK is presented. The SRAMs use differential sense amplifier based sensing to support long bit-lines and high array efficiency. Different SRAM cells are evaluated statistically, resulting in the choice of a 122 cell due to its easier lithography and superior write margins. A novel switched capacitor reduced column VDD is presented, which has excellent across corner voltage characteristics and speed. The analysis shows yield to a minimum VDD of 500 mV.

Original languageEnglish (US)
Title of host publicationIEEE International Symposium on Circuits and Systems
Subtitle of host publicationFrom Dreams to Innovation, ISCAS 2017 - Conference Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467368520
DOIs
StatePublished - Sep 25 2017
Event50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 - Baltimore, United States
Duration: May 28 2017May 31 2017

Other

Other50th IEEE International Symposium on Circuits and Systems, ISCAS 2017
CountryUnited States
CityBaltimore
Period5/28/175/31/17

Fingerprint

Static random access storage
Lithography
Transistors
Capacitors
Geometry
Electric potential

Keywords

  • finFET
  • SRAM Statistical Design
  • Write Assist

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Vashishtha, V., Vangala, M., Sharma, P., & Clark, L. T. (2017). Robust 7-nm SRAM design on a predictive PDK. In IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings [8050316] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2017.8050316

Robust 7-nm SRAM design on a predictive PDK. / Vashishtha, Vinay; Vangala, Manoj; Sharma, Parv; Clark, Lawrence T.

IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. 8050316.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Vashishtha, V, Vangala, M, Sharma, P & Clark, LT 2017, Robust 7-nm SRAM design on a predictive PDK. in IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings., 8050316, Institute of Electrical and Electronics Engineers Inc., 50th IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, United States, 5/28/17. https://doi.org/10.1109/ISCAS.2017.8050316
Vashishtha V, Vangala M, Sharma P, Clark LT. Robust 7-nm SRAM design on a predictive PDK. In IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc. 2017. 8050316 https://doi.org/10.1109/ISCAS.2017.8050316
Vashishtha, Vinay ; Vangala, Manoj ; Sharma, Parv ; Clark, Lawrence T. / Robust 7-nm SRAM design on a predictive PDK. IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017.
@inproceedings{fa5bed16312e4c3db5dae41a97f487b0,
title = "Robust 7-nm SRAM design on a predictive PDK",
abstract = "SRAMs are ubiquitous in modern VLSI design but have become difficult to design in advanced finFET processes due to fin quantization and large variability at small geometries. In this paper six transistor SRAM design on a 7-nm predictive PDK is presented. The SRAMs use differential sense amplifier based sensing to support long bit-lines and high array efficiency. Different SRAM cells are evaluated statistically, resulting in the choice of a 122 cell due to its easier lithography and superior write margins. A novel switched capacitor reduced column VDD is presented, which has excellent across corner voltage characteristics and speed. The analysis shows yield to a minimum VDD of 500 mV.",
keywords = "finFET, SRAM Statistical Design, Write Assist",
author = "Vinay Vashishtha and Manoj Vangala and Parv Sharma and Clark, {Lawrence T.}",
year = "2017",
month = "9",
day = "25",
doi = "10.1109/ISCAS.2017.8050316",
language = "English (US)",
booktitle = "IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Robust 7-nm SRAM design on a predictive PDK

AU - Vashishtha, Vinay

AU - Vangala, Manoj

AU - Sharma, Parv

AU - Clark, Lawrence T.

PY - 2017/9/25

Y1 - 2017/9/25

N2 - SRAMs are ubiquitous in modern VLSI design but have become difficult to design in advanced finFET processes due to fin quantization and large variability at small geometries. In this paper six transistor SRAM design on a 7-nm predictive PDK is presented. The SRAMs use differential sense amplifier based sensing to support long bit-lines and high array efficiency. Different SRAM cells are evaluated statistically, resulting in the choice of a 122 cell due to its easier lithography and superior write margins. A novel switched capacitor reduced column VDD is presented, which has excellent across corner voltage characteristics and speed. The analysis shows yield to a minimum VDD of 500 mV.

AB - SRAMs are ubiquitous in modern VLSI design but have become difficult to design in advanced finFET processes due to fin quantization and large variability at small geometries. In this paper six transistor SRAM design on a 7-nm predictive PDK is presented. The SRAMs use differential sense amplifier based sensing to support long bit-lines and high array efficiency. Different SRAM cells are evaluated statistically, resulting in the choice of a 122 cell due to its easier lithography and superior write margins. A novel switched capacitor reduced column VDD is presented, which has excellent across corner voltage characteristics and speed. The analysis shows yield to a minimum VDD of 500 mV.

KW - finFET

KW - SRAM Statistical Design

KW - Write Assist

UR - http://www.scopus.com/inward/record.url?scp=85022212950&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85022212950&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2017.8050316

DO - 10.1109/ISCAS.2017.8050316

M3 - Conference contribution

BT - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -