Quo Vadis nanoelectronics?

D. K. Ferry

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

Semiconductor devices continue to be downscaled on a regular basis as technology provides the ability to make smaller dimensions via improved lithography, a process which is known as Moore's Law. However, the driving force for the continued increase in number of devices on a chip is not this reduction in size, but the ability to put more functions on a chip with the same cost per unit area of Si. Nevertheless, it is not clear that our technology for Si devices can continue to work much longer. Here, I will discuss the driving forces, including energy dissipation, speed, area, and technological factors for the projected end-of-the roadmap technology. Yet, there continues to be a search for new device technologies to supplement, or replace, Si CMOS. Quantum wires have been sug-gested in many places as a possible new technology that can provide many opportunities for enhancing chip architecture. But, the constraints on any new technology can be viewed in terms of Si cost, and the manner in which new approaches to devices can be pursued will be dis-cussed. Some possible technologies are FinFETs, vertical quantum wires, carbon nanotubes, III-Vs, and similar ap-proaches. Device downsizing is only one of three driving forces that lead to Moore's Law, with increasing chip size and circuit cleverness playing an equal part. This suggests that many novel devices should not be viewed as competition to CMOS, but in the light of how they may modify the circuit architecture. Indeed, circuit clev-erness has been as important in managing breakthroughs in the past as new processing technology. Some new op-portunities, that arise from the nature of nanowire fabrication, in these novel devices may lead to breakthroughs in the area of circuit cleverness.

Original languageEnglish (US)
Pages (from-to)17-22
Number of pages6
JournalPhysica Status Solidi (C) Current Topics in Solid State Physics
Volume5
Issue number1
DOIs
StatePublished - 2008

Fingerprint

chips
quantum wires
CMOS
costs
supplements
semiconductor devices
nanowires
lithography
energy dissipation
carbon nanotubes
fabrication

ASJC Scopus subject areas

  • Condensed Matter Physics

Cite this

Quo Vadis nanoelectronics? / Ferry, D. K.

In: Physica Status Solidi (C) Current Topics in Solid State Physics, Vol. 5, No. 1, 2008, p. 17-22.

Research output: Contribution to journalArticle

@article{7217ff134405480f8c04d7289bd302c9,
title = "Quo Vadis nanoelectronics?",
abstract = "Semiconductor devices continue to be downscaled on a regular basis as technology provides the ability to make smaller dimensions via improved lithography, a process which is known as Moore's Law. However, the driving force for the continued increase in number of devices on a chip is not this reduction in size, but the ability to put more functions on a chip with the same cost per unit area of Si. Nevertheless, it is not clear that our technology for Si devices can continue to work much longer. Here, I will discuss the driving forces, including energy dissipation, speed, area, and technological factors for the projected end-of-the roadmap technology. Yet, there continues to be a search for new device technologies to supplement, or replace, Si CMOS. Quantum wires have been sug-gested in many places as a possible new technology that can provide many opportunities for enhancing chip architecture. But, the constraints on any new technology can be viewed in terms of Si cost, and the manner in which new approaches to devices can be pursued will be dis-cussed. Some possible technologies are FinFETs, vertical quantum wires, carbon nanotubes, III-Vs, and similar ap-proaches. Device downsizing is only one of three driving forces that lead to Moore's Law, with increasing chip size and circuit cleverness playing an equal part. This suggests that many novel devices should not be viewed as competition to CMOS, but in the light of how they may modify the circuit architecture. Indeed, circuit clev-erness has been as important in managing breakthroughs in the past as new processing technology. Some new op-portunities, that arise from the nature of nanowire fabrication, in these novel devices may lead to breakthroughs in the area of circuit cleverness.",
author = "Ferry, {D. K.}",
year = "2008",
doi = "10.1002/pssc.200776580",
language = "English (US)",
volume = "5",
pages = "17--22",
journal = "Physica Status Solidi (C) Current Topics in Solid State Physics",
issn = "1862-6351",
publisher = "Wiley-VCH Verlag",
number = "1",

}

TY - JOUR

T1 - Quo Vadis nanoelectronics?

AU - Ferry, D. K.

PY - 2008

Y1 - 2008

N2 - Semiconductor devices continue to be downscaled on a regular basis as technology provides the ability to make smaller dimensions via improved lithography, a process which is known as Moore's Law. However, the driving force for the continued increase in number of devices on a chip is not this reduction in size, but the ability to put more functions on a chip with the same cost per unit area of Si. Nevertheless, it is not clear that our technology for Si devices can continue to work much longer. Here, I will discuss the driving forces, including energy dissipation, speed, area, and technological factors for the projected end-of-the roadmap technology. Yet, there continues to be a search for new device technologies to supplement, or replace, Si CMOS. Quantum wires have been sug-gested in many places as a possible new technology that can provide many opportunities for enhancing chip architecture. But, the constraints on any new technology can be viewed in terms of Si cost, and the manner in which new approaches to devices can be pursued will be dis-cussed. Some possible technologies are FinFETs, vertical quantum wires, carbon nanotubes, III-Vs, and similar ap-proaches. Device downsizing is only one of three driving forces that lead to Moore's Law, with increasing chip size and circuit cleverness playing an equal part. This suggests that many novel devices should not be viewed as competition to CMOS, but in the light of how they may modify the circuit architecture. Indeed, circuit clev-erness has been as important in managing breakthroughs in the past as new processing technology. Some new op-portunities, that arise from the nature of nanowire fabrication, in these novel devices may lead to breakthroughs in the area of circuit cleverness.

AB - Semiconductor devices continue to be downscaled on a regular basis as technology provides the ability to make smaller dimensions via improved lithography, a process which is known as Moore's Law. However, the driving force for the continued increase in number of devices on a chip is not this reduction in size, but the ability to put more functions on a chip with the same cost per unit area of Si. Nevertheless, it is not clear that our technology for Si devices can continue to work much longer. Here, I will discuss the driving forces, including energy dissipation, speed, area, and technological factors for the projected end-of-the roadmap technology. Yet, there continues to be a search for new device technologies to supplement, or replace, Si CMOS. Quantum wires have been sug-gested in many places as a possible new technology that can provide many opportunities for enhancing chip architecture. But, the constraints on any new technology can be viewed in terms of Si cost, and the manner in which new approaches to devices can be pursued will be dis-cussed. Some possible technologies are FinFETs, vertical quantum wires, carbon nanotubes, III-Vs, and similar ap-proaches. Device downsizing is only one of three driving forces that lead to Moore's Law, with increasing chip size and circuit cleverness playing an equal part. This suggests that many novel devices should not be viewed as competition to CMOS, but in the light of how they may modify the circuit architecture. Indeed, circuit clev-erness has been as important in managing breakthroughs in the past as new processing technology. Some new op-portunities, that arise from the nature of nanowire fabrication, in these novel devices may lead to breakthroughs in the area of circuit cleverness.

UR - http://www.scopus.com/inward/record.url?scp=38849160105&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=38849160105&partnerID=8YFLogxK

U2 - 10.1002/pssc.200776580

DO - 10.1002/pssc.200776580

M3 - Article

VL - 5

SP - 17

EP - 22

JO - Physica Status Solidi (C) Current Topics in Solid State Physics

JF - Physica Status Solidi (C) Current Topics in Solid State Physics

SN - 1862-6351

IS - 1

ER -