Abstract
We present an efficient technique to reduce the switching activity in a technology-mapped CMOS combinational circuit based on local logic transformations. The transformations consist of adding redundant connections or gates so as to reduce switching activity. We describe simple and efficient procedures, based on logic implication, for identifying the sources and targets of the redundant connections. Additionally, we give procedures that permit the designer to trade-off power and delay after the transformations. Results of experiments on both the MCNC benchmark circuits and the circuits of a PowerPC microprocessor chip are given. The results indicate that significant power reduction of a CMOS combinational circuit can be achieved with very low area overhead, delay penalty, and computational cost.
Original language | English (US) |
---|---|
Pages (from-to) | 97-121 |
Number of pages | 25 |
Journal | ACM Transactions on Design Automation of Electronic Systems |
Volume | 4 |
Issue number | 1 |
DOIs | |
State | Published - Jan 1 1999 |
Keywords
- CMOS logic
- Logic optimization
- Logic synthesis
- Low power
- Power estimation
ASJC Scopus subject areas
- Computer Science Applications
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering