OS-level power minimization under tight performance constraints in general purpose systems

Raid Ayoub, Umit Ogras, Eugene Gorbatov, Yanqin Jin, Timothy Kam, Paul Diefenbaugh, Tajana Rosing

Research output: Chapter in Book/Report/Conference proceedingConference contribution

26 Scopus citations

Abstract

We propose a new DVFS algorithm for enterprise systems that elevates performance as a first order control parameter and manages frequency and voltage as a function of performance requirements. We implement our algorithm on real Intel Westmere platform in Linux and demonstrate its ability to reduce the standard deviation from target performance by more than 90% over state of the art policies while reducing average power by 17%.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
Pages321-326
Number of pages6
DOIs
StatePublished - Sep 19 2011
Externally publishedYes
Event17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka, Japan
Duration: Aug 1 2011Aug 3 2011

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Other

Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
CountryJapan
CityFukuoka
Period8/1/118/3/11

Keywords

  • DVFS
  • Multiprocessor
  • Operating system
  • Performance
  • Power

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'OS-level power minimization under tight performance constraints in general purpose systems'. Together they form a unique fingerprint.

  • Cite this

    Ayoub, R., Ogras, U., Gorbatov, E., Jin, Y., Kam, T., Diefenbaugh, P., & Rosing, T. (2011). OS-level power minimization under tight performance constraints in general purpose systems. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 (pp. 321-326). [5993657] (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1109/ISLPED.2011.5993657