Abstract
Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, error-correction, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjacent units, which are widely used in the statistical design of experiments. Optimal or asymptotically optimal constant weight codes eliminating each kind of crosstalk are constructed.
Original language | English (US) |
---|---|
Pages (from-to) | 479-491 |
Number of pages | 13 |
Journal | Designs, Codes, and Cryptography |
Volume | 77 |
Issue number | 2-3 |
DOIs | |
State | Published - Dec 3 2015 |
Keywords
- Balanced sampling plan
- Constant weight codes
- Crosstalk avoidance
- Low power code
- Packing by triples
- Packing sampling plan avoiding adjacent units
ASJC Scopus subject areas
- Theoretical Computer Science
- Computer Science Applications
- Discrete Mathematics and Combinatorics
- Applied Mathematics