NEW ARCHITECTURE FOR CORNER-TURN/TRANSPOSITION ALGORITHM.

Sethuraman Panchanathan, Morris Goldberg

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A real-time architecture for the corner-turn transposition algorithm is proposed that uses the inherent parallelism and pipelining of the algorithm. A fundamental cell is defined that represents a matrix element and is capable of handling data B bits in width. The cells are connected in a pipelined fashion along the rows (columns) of the matrix with interconnection between adjacent rows (columns) in a serpentine organization. The architecture is simple in structure and has local interconnection of the elements, which eliminates communication problems and achieves a high throughput as I/O transfers are eliminated. It is easily implementable in VLSI and has a minimum pin-out (2B plus 4 pins). It has a commendable cost/performance ratio and has wide applications in real-time image processing.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages165-168
Number of pages4
StatePublished - 1987
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'NEW ARCHITECTURE FOR CORNER-TURN/TRANSPOSITION ALGORITHM.'. Together they form a unique fingerprint.

  • Cite this

    Panchanathan, S., & Goldberg, M. (1987). NEW ARCHITECTURE FOR CORNER-TURN/TRANSPOSITION ALGORITHM. In Unknown Host Publication Title (pp. 165-168). IEEE.