Load adaptive, high efficiency, switched capacitor intermediate bus converter

Bradley Oraw; Raja Ayyanar

doi:10.1109/INTLEC.2007.4448856

Load adaptive, high efficiency, switched capacitor intermediate bus converter

Bradley Oraw, Raja Ayyanar

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

15 Scopus citations

Abstract

A new non-isolated Intermediate Bus Converter is proposed using a divide-by-4 switched capacitor network. A load adaptive scheme is designed that maximizes the efficiency for all load currents. Detailed analysis using steady-state charge transfer is provided with a static charge constraint concept for degenerate switched capacitor networks. Simple average models for output impedance, capacitor and switch RMS currents, and efficiency are defined. A bus stability criterion is established, and a novel current splitting technique is introduced that reduces the capacitors' RMS currents. A 300W 48V to 12V prototype is designed using a provided efficiency-specified design procedure that achieves 96%-97% over the full range of load current, IA-25A.

Original language	English (US)
Title of host publication	International Telecommunication Energy Conference, INTELEC 2007
Pages	628-635
Number of pages	8
DOIs	https://doi.org/10.1109/INTLEC.2007.4448856
State	Published - Dec 1 2007
Event	International Telecommunication Energy Conference, INTELEC 2007 - Rome, Italy Duration: Sep 30 2007 → Oct 4 2007

Publication series

Name	INTELEC, International Telecommunications Energy Conference (Proceedings)
ISSN (Print)	0275-0473

Other

Other	International Telecommunication Energy Conference, INTELEC 2007
Country/Territory	Italy
City	Rome
Period	9/30/07 → 10/4/07

ASJC Scopus subject areas

Energy Engineering and Power Technology
Electrical and Electronic Engineering

Access to Document

10.1109/INTLEC.2007.4448856

Cite this

Oraw, B & Ayyanar, R 2007, Load adaptive, high efficiency, switched capacitor intermediate bus converter. in International Telecommunication Energy Conference, INTELEC 2007., 4448856, INTELEC, International Telecommunications Energy Conference (Proceedings), pp. 628-635, International Telecommunication Energy Conference, INTELEC 2007, Rome, Italy, 9/30/07. https://doi.org/10.1109/INTLEC.2007.4448856

@inproceedings{61060aa2940e43209fc05fff774eb954,

title = "Load adaptive, high efficiency, switched capacitor intermediate bus converter",

abstract = "A new non-isolated Intermediate Bus Converter is proposed using a divide-by-4 switched capacitor network. A load adaptive scheme is designed that maximizes the efficiency for all load currents. Detailed analysis using steady-state charge transfer is provided with a static charge constraint concept for degenerate switched capacitor networks. Simple average models for output impedance, capacitor and switch RMS currents, and efficiency are defined. A bus stability criterion is established, and a novel current splitting technique is introduced that reduces the capacitors' RMS currents. A 300W 48V to 12V prototype is designed using a provided efficiency-specified design procedure that achieves 96%-97% over the full range of load current, IA-25A.",

author = "Bradley Oraw and Raja Ayyanar",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/INTLEC.2007.4448856",

language = "English (US)",

isbn = "9781424416288",

series = "INTELEC, International Telecommunications Energy Conference (Proceedings)",

pages = "628--635",

booktitle = "International Telecommunication Energy Conference, INTELEC 2007",

note = "International Telecommunication Energy Conference, INTELEC 2007 ; Conference date: 30-09-2007 Through 04-10-2007",

}

TY - GEN

T1 - Load adaptive, high efficiency, switched capacitor intermediate bus converter

AU - Oraw, Bradley

AU - Ayyanar, Raja

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A new non-isolated Intermediate Bus Converter is proposed using a divide-by-4 switched capacitor network. A load adaptive scheme is designed that maximizes the efficiency for all load currents. Detailed analysis using steady-state charge transfer is provided with a static charge constraint concept for degenerate switched capacitor networks. Simple average models for output impedance, capacitor and switch RMS currents, and efficiency are defined. A bus stability criterion is established, and a novel current splitting technique is introduced that reduces the capacitors' RMS currents. A 300W 48V to 12V prototype is designed using a provided efficiency-specified design procedure that achieves 96%-97% over the full range of load current, IA-25A.

AB - A new non-isolated Intermediate Bus Converter is proposed using a divide-by-4 switched capacitor network. A load adaptive scheme is designed that maximizes the efficiency for all load currents. Detailed analysis using steady-state charge transfer is provided with a static charge constraint concept for degenerate switched capacitor networks. Simple average models for output impedance, capacitor and switch RMS currents, and efficiency are defined. A bus stability criterion is established, and a novel current splitting technique is introduced that reduces the capacitors' RMS currents. A 300W 48V to 12V prototype is designed using a provided efficiency-specified design procedure that achieves 96%-97% over the full range of load current, IA-25A.

UR - http://www.scopus.com/inward/record.url?scp=47849122965&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47849122965&partnerID=8YFLogxK

U2 - 10.1109/INTLEC.2007.4448856

DO - 10.1109/INTLEC.2007.4448856

M3 - Conference contribution

AN - SCOPUS:47849122965

SN - 9781424416288

T3 - INTELEC, International Telecommunications Energy Conference (Proceedings)

SP - 628

EP - 635

BT - International Telecommunication Energy Conference, INTELEC 2007

T2 - International Telecommunication Energy Conference, INTELEC 2007

Y2 - 30 September 2007 through 4 October 2007

ER -

Load adaptive, high efficiency, switched capacitor intermediate bus converter

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this