Leakage minimization of digital circuits using gate sizing in the presence of process variations

Sarvesh Bhardwaj, Sarma Vrudhula

Research output: Contribution to journalArticlepeer-review

13 Scopus citations

Fingerprint

Dive into the research topics of 'Leakage minimization of digital circuits using gate sizing in the presence of process variations'. Together they form a unique fingerprint.

Engineering & Materials Science