Itemization and Track Limitations of Fan-Out-Free Functions for Static CMOS Functional Cells

John Brunhaver; Richard Uhrie; Lawrence T. Clark

doi:10.1109/TCSII.2018.2875334

Itemization and Track Limitations of Fan-Out-Free Functions for Static CMOS Functional Cells

John Brunhaver, Richard Uhrie, Lawrence T. Clark

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

The inverting subset of fan-out-free boolean functions describe the majority of implementable single-output combinatorial static CMOS gates. Given that each function has many expressions, a method for uniquely identifying these functions is presented and used to determine complements. A large and rich standard cell library incorporates many of these functions, but a reduction in cell-height limits their inclusion due to constraints on internal cell routing. This brief presents a method for listing all such functions and rapid analysis of their viability in different cell heights. Finally, the design constraints in advanced technology nodes limit the utility of a large number of these functions. Those limitations and their impact on the resulting reduction in feasible cells are also described.

Original language	English (US)
Article number	8488456
Pages (from-to)	1164-1168
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	66
Issue number	7
DOIs	https://doi.org/10.1109/TCSII.2018.2875334
State	Published - Jul 2019

Keywords

Circuits and systems
digital circuits
digital integrated circuits
integrated circuits
very large scale integration circuits and systems

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/TCSII.2018.2875334

Cite this

@article{249a1ad2d8884ab28fb2540d8eeb8394,

title = "Itemization and Track Limitations of Fan-Out-Free Functions for Static CMOS Functional Cells",

abstract = "The inverting subset of fan-out-free boolean functions describe the majority of implementable single-output combinatorial static CMOS gates. Given that each function has many expressions, a method for uniquely identifying these functions is presented and used to determine complements. A large and rich standard cell library incorporates many of these functions, but a reduction in cell-height limits their inclusion due to constraints on internal cell routing. This brief presents a method for listing all such functions and rapid analysis of their viability in different cell heights. Finally, the design constraints in advanced technology nodes limit the utility of a large number of these functions. Those limitations and their impact on the resulting reduction in feasible cells are also described.",

keywords = "Circuits and systems, digital circuits, digital integrated circuits, integrated circuits, very large scale integration circuits and systems",

author = "John Brunhaver and Richard Uhrie and Clark, {Lawrence T.}",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2019",

month = jul,

doi = "10.1109/TCSII.2018.2875334",

language = "English (US)",

volume = "66",

pages = "1164--1168",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

number = "7",

}

TY - JOUR

T1 - Itemization and Track Limitations of Fan-Out-Free Functions for Static CMOS Functional Cells

AU - Brunhaver, John

AU - Uhrie, Richard

AU - Clark, Lawrence T.

PY - 2019/7

Y1 - 2019/7

N2 - The inverting subset of fan-out-free boolean functions describe the majority of implementable single-output combinatorial static CMOS gates. Given that each function has many expressions, a method for uniquely identifying these functions is presented and used to determine complements. A large and rich standard cell library incorporates many of these functions, but a reduction in cell-height limits their inclusion due to constraints on internal cell routing. This brief presents a method for listing all such functions and rapid analysis of their viability in different cell heights. Finally, the design constraints in advanced technology nodes limit the utility of a large number of these functions. Those limitations and their impact on the resulting reduction in feasible cells are also described.

AB - The inverting subset of fan-out-free boolean functions describe the majority of implementable single-output combinatorial static CMOS gates. Given that each function has many expressions, a method for uniquely identifying these functions is presented and used to determine complements. A large and rich standard cell library incorporates many of these functions, but a reduction in cell-height limits their inclusion due to constraints on internal cell routing. This brief presents a method for listing all such functions and rapid analysis of their viability in different cell heights. Finally, the design constraints in advanced technology nodes limit the utility of a large number of these functions. Those limitations and their impact on the resulting reduction in feasible cells are also described.

KW - Circuits and systems

KW - digital circuits

KW - digital integrated circuits

KW - integrated circuits

KW - very large scale integration circuits and systems

UR - http://www.scopus.com/inward/record.url?scp=85054692883&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054692883&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2018.2875334

DO - 10.1109/TCSII.2018.2875334

M3 - Article

AN - SCOPUS:85054692883

SN - 1549-7747

VL - 66

SP - 1164

EP - 1168

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 7

M1 - 8488456

ER -

Itemization and Track Limitations of Fan-Out-Free Functions for Static CMOS Functional Cells

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this