Original language | English (US) |
---|---|
Pages (from-to) | 1-2 |
Number of pages | 2 |
Journal | IEEE Transactions on Multi-Scale Computing Systems |
Volume | 4 |
Issue number | 1 |
DOIs | |
State | Published - Jan 1 2018 |
ASJC Scopus subject areas
- Control and Systems Engineering
- Information Systems
- Hardware and Architecture
Access to Document
Other files and links
Cite this
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS
In: IEEE Transactions on Multi-Scale Computing Systems, Vol. 4, No. 1, 01.01.2018, p. 1-2.
Research output: Contribution to journal › Editorial › peer-review
}
TY - JOUR
T1 - Guest editorial
T2 - Special issue on accelerated computing
AU - Shrivastava, Aviral
AU - Kurdahi, Fadi J.
N1 - Funding Information: Aviral Shrivastava received the bachelor’s degree in computer science and engineering from the Indian Institute of Technol-ogy, Delhi, and the PhD and master’s degrees in information and computer science from the University of California, Irvine. He is a 2011 NSF CAREER Award Recipient, and recipient of the 2012 Outstanding Junior Researcher in CSE at Arizona State University (ASU). His works have received the Best Student Paper Award at VLSI 2016, and a Best Paper Award nomi-nation at DAC 2017 and ASPDAC 2008. His students have received outstanding the PhD Student Award in CSE at ASU in 2017, and Outstanding MS Student Award in CSE at ASU in 2012 and 2010, respectively. He is an associate professor in the School of Computing Informatics and Decision Systems Engineering at the Arizona State University, where he has estab-lished and heads the Compiler and Microarchitecture Labs (CML) (http://aviral.lab.asu.edu/). Prof. Shrivastava’s research lies in the broad area of “Software for Embedded and Cyber-Physical Systems.” More specifically, he is interested in topics around i) Compilers and microarchitectures for heterogeneous and many-core computing, ii) protecting computation from soft errors, and iii) Precise timing for Cyber-Physical Systems. His research is funded by NSF, DOE, NIST, and several industries including Microsoft, Raytheon Missile Systems, Intel, Nvidia, etc. He serves on the organizing and program committees of several premier embedded system conferences, including DAC, ICCAD, ISLPED, CODES+ISSS, CASES and LCTES. He is currently serving as an associate editor for the ACM Transactions Embedded Computing Systems (ACM TECS), IEEE Transactions on Computer-Aided Design (IEEE TCAD), IEEE Transactions on MultiScale Computing (IEEE TMSC), Springer International Journal on Parallel Processing (Springer IJPP), and the Springer Journal on Design Automation for Embedded Systems. He is the program chair of CODES+ISSS 2017 and 2018, one of the top conferences in embedded systems.
PY - 2018/1/1
Y1 - 2018/1/1
UR - http://www.scopus.com/inward/record.url?scp=85044518047&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85044518047&partnerID=8YFLogxK
U2 - 10.1109/TMSCS.2018.2807058
DO - 10.1109/TMSCS.2018.2807058
M3 - Editorial
AN - SCOPUS:85044518047
SN - 2332-7766
VL - 4
SP - 1
EP - 2
JO - IEEE Transactions on Multi-Scale Computing Systems
JF - IEEE Transactions on Multi-Scale Computing Systems
IS - 1
ER -