Dynamic voltage and frequency scaling for shared resources in multicore processor designs

Xi Chen, Zheng Xu, Hyungjun Kim, Paul V. Gratz, Jiang Hu, Michael Kishinevsky, Umit Ogras, Raid Ayoub

Research output: Chapter in Book/Report/Conference proceedingConference contribution

45 Citations (Scopus)

Abstract

As the core count in processor chips grows, so do the on-die, shared resources such as on-chip communication fabric and shared cache, which are of paramount importance for chip performance and power. This paper presents a method for dynamic voltage/frequency scaling of networks-on-chip and last level caches in multicore processor designs, where the shared resources form a single voltage/frequency domain. Several new techniques for monitoring and control are de- veloped, and validated through full system simulations on the PARSEC benchmarks. These techniques reduce energy- delay product by 56% compared to a state-of-the-art prior work.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
DOIs
StatePublished - 2013
Externally publishedYes
Event50th Annual Design Automation Conference, DAC 2013 - Austin, TX, United States
Duration: May 29 2013Jun 7 2013

Other

Other50th Annual Design Automation Conference, DAC 2013
CountryUnited States
CityAustin, TX
Period5/29/136/7/13

Fingerprint

Multi-core Processor
Chip
Voltage
Scaling
Cache
Resources
Electric potential
System Simulation
Frequency Domain
Monitoring
Communication
Count
Die
Benchmark
Energy
Design
Voltage scaling
Dynamic frequency scaling
Network-on-chip

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Chen, X., Xu, Z., Kim, H., Gratz, P. V., Hu, J., Kishinevsky, M., ... Ayoub, R. (2013). Dynamic voltage and frequency scaling for shared resources in multicore processor designs. In Proceedings - Design Automation Conference [114] https://doi.org/10.1145/2463209.2488874

Dynamic voltage and frequency scaling for shared resources in multicore processor designs. / Chen, Xi; Xu, Zheng; Kim, Hyungjun; Gratz, Paul V.; Hu, Jiang; Kishinevsky, Michael; Ogras, Umit; Ayoub, Raid.

Proceedings - Design Automation Conference. 2013. 114.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, X, Xu, Z, Kim, H, Gratz, PV, Hu, J, Kishinevsky, M, Ogras, U & Ayoub, R 2013, Dynamic voltage and frequency scaling for shared resources in multicore processor designs. in Proceedings - Design Automation Conference., 114, 50th Annual Design Automation Conference, DAC 2013, Austin, TX, United States, 5/29/13. https://doi.org/10.1145/2463209.2488874
Chen X, Xu Z, Kim H, Gratz PV, Hu J, Kishinevsky M et al. Dynamic voltage and frequency scaling for shared resources in multicore processor designs. In Proceedings - Design Automation Conference. 2013. 114 https://doi.org/10.1145/2463209.2488874
Chen, Xi ; Xu, Zheng ; Kim, Hyungjun ; Gratz, Paul V. ; Hu, Jiang ; Kishinevsky, Michael ; Ogras, Umit ; Ayoub, Raid. / Dynamic voltage and frequency scaling for shared resources in multicore processor designs. Proceedings - Design Automation Conference. 2013.
@inproceedings{c48cc0752a914ad289699b59d9ccdf35,
title = "Dynamic voltage and frequency scaling for shared resources in multicore processor designs",
abstract = "As the core count in processor chips grows, so do the on-die, shared resources such as on-chip communication fabric and shared cache, which are of paramount importance for chip performance and power. This paper presents a method for dynamic voltage/frequency scaling of networks-on-chip and last level caches in multicore processor designs, where the shared resources form a single voltage/frequency domain. Several new techniques for monitoring and control are de- veloped, and validated through full system simulations on the PARSEC benchmarks. These techniques reduce energy- delay product by 56{\%} compared to a state-of-the-art prior work.",
author = "Xi Chen and Zheng Xu and Hyungjun Kim and Gratz, {Paul V.} and Jiang Hu and Michael Kishinevsky and Umit Ogras and Raid Ayoub",
year = "2013",
doi = "10.1145/2463209.2488874",
language = "English (US)",
isbn = "9781450320719",
booktitle = "Proceedings - Design Automation Conference",

}

TY - GEN

T1 - Dynamic voltage and frequency scaling for shared resources in multicore processor designs

AU - Chen, Xi

AU - Xu, Zheng

AU - Kim, Hyungjun

AU - Gratz, Paul V.

AU - Hu, Jiang

AU - Kishinevsky, Michael

AU - Ogras, Umit

AU - Ayoub, Raid

PY - 2013

Y1 - 2013

N2 - As the core count in processor chips grows, so do the on-die, shared resources such as on-chip communication fabric and shared cache, which are of paramount importance for chip performance and power. This paper presents a method for dynamic voltage/frequency scaling of networks-on-chip and last level caches in multicore processor designs, where the shared resources form a single voltage/frequency domain. Several new techniques for monitoring and control are de- veloped, and validated through full system simulations on the PARSEC benchmarks. These techniques reduce energy- delay product by 56% compared to a state-of-the-art prior work.

AB - As the core count in processor chips grows, so do the on-die, shared resources such as on-chip communication fabric and shared cache, which are of paramount importance for chip performance and power. This paper presents a method for dynamic voltage/frequency scaling of networks-on-chip and last level caches in multicore processor designs, where the shared resources form a single voltage/frequency domain. Several new techniques for monitoring and control are de- veloped, and validated through full system simulations on the PARSEC benchmarks. These techniques reduce energy- delay product by 56% compared to a state-of-the-art prior work.

UR - http://www.scopus.com/inward/record.url?scp=84879874685&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84879874685&partnerID=8YFLogxK

U2 - 10.1145/2463209.2488874

DO - 10.1145/2463209.2488874

M3 - Conference contribution

AN - SCOPUS:84879874685

SN - 9781450320719

BT - Proceedings - Design Automation Conference

ER -