Digital built-in self-test for phased locked loops to enable fault detection

Mehmet Ince, Ender Yilmaz, Wei Fu, Joonsung Park, Krishnaswamy Nagaraj, Leroy Winemberg, Sule Ozev

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With the increasing pressure to obtain near-zero defect rates for the automotive industry, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, DC-DC converters, and data converters. This paper presents an extremely low-cost built-in self-test technique for PLLs specifically designed for fault detection. The methodology relies on exciting the PLL loop in one location via a pseudo-random signal with noise characteristics and observing the response from another location in the loop via all digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with a PLL under test is designed in 65nm technology. Fault simulations performed at the transistor and system level show that majority of non-catastrophic faults that result in parametric failures can be detected with the proposed approach.

Original languageEnglish (US)
Title of host publicationProceedings - 2019 IEEE European Test Symposium, ETS 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728111735
DOIs
StatePublished - May 1 2019
Event2019 IEEE European Test Symposium, ETS 2019 - Baden-Baden, Germany
Duration: May 27 2019May 31 2019

Publication series

NameProceedings of the European Test Workshop
Volume2019-May
ISSN (Print)1530-1877
ISSN (Electronic)1558-1780

Conference

Conference2019 IEEE European Test Symposium, ETS 2019
CountryGermany
CityBaden-Baden
Period5/27/195/31/19

Fingerprint

Built-in self test
Phase locked loops
Fault detection
DC-DC converters
Automotive industry
Transistors
Defects
Networks (circuits)
Costs

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Software

Cite this

Ince, M., Yilmaz, E., Fu, W., Park, J., Nagaraj, K., Winemberg, L., & Ozev, S. (2019). Digital built-in self-test for phased locked loops to enable fault detection. In Proceedings - 2019 IEEE European Test Symposium, ETS 2019 [8791533] (Proceedings of the European Test Workshop; Vol. 2019-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ETS.2019.8791533

Digital built-in self-test for phased locked loops to enable fault detection. / Ince, Mehmet; Yilmaz, Ender; Fu, Wei; Park, Joonsung; Nagaraj, Krishnaswamy; Winemberg, Leroy; Ozev, Sule.

Proceedings - 2019 IEEE European Test Symposium, ETS 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8791533 (Proceedings of the European Test Workshop; Vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ince, M, Yilmaz, E, Fu, W, Park, J, Nagaraj, K, Winemberg, L & Ozev, S 2019, Digital built-in self-test for phased locked loops to enable fault detection. in Proceedings - 2019 IEEE European Test Symposium, ETS 2019., 8791533, Proceedings of the European Test Workshop, vol. 2019-May, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE European Test Symposium, ETS 2019, Baden-Baden, Germany, 5/27/19. https://doi.org/10.1109/ETS.2019.8791533
Ince M, Yilmaz E, Fu W, Park J, Nagaraj K, Winemberg L et al. Digital built-in self-test for phased locked loops to enable fault detection. In Proceedings - 2019 IEEE European Test Symposium, ETS 2019. Institute of Electrical and Electronics Engineers Inc. 2019. 8791533. (Proceedings of the European Test Workshop). https://doi.org/10.1109/ETS.2019.8791533
Ince, Mehmet ; Yilmaz, Ender ; Fu, Wei ; Park, Joonsung ; Nagaraj, Krishnaswamy ; Winemberg, Leroy ; Ozev, Sule. / Digital built-in self-test for phased locked loops to enable fault detection. Proceedings - 2019 IEEE European Test Symposium, ETS 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings of the European Test Workshop).
@inproceedings{f6d10bdf65604cdab2c51020b080ac51,
title = "Digital built-in self-test for phased locked loops to enable fault detection",
abstract = "With the increasing pressure to obtain near-zero defect rates for the automotive industry, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, DC-DC converters, and data converters. This paper presents an extremely low-cost built-in self-test technique for PLLs specifically designed for fault detection. The methodology relies on exciting the PLL loop in one location via a pseudo-random signal with noise characteristics and observing the response from another location in the loop via all digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with a PLL under test is designed in 65nm technology. Fault simulations performed at the transistor and system level show that majority of non-catastrophic faults that result in parametric failures can be detected with the proposed approach.",
author = "Mehmet Ince and Ender Yilmaz and Wei Fu and Joonsung Park and Krishnaswamy Nagaraj and Leroy Winemberg and Sule Ozev",
year = "2019",
month = "5",
day = "1",
doi = "10.1109/ETS.2019.8791533",
language = "English (US)",
series = "Proceedings of the European Test Workshop",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings - 2019 IEEE European Test Symposium, ETS 2019",

}

TY - GEN

T1 - Digital built-in self-test for phased locked loops to enable fault detection

AU - Ince, Mehmet

AU - Yilmaz, Ender

AU - Fu, Wei

AU - Park, Joonsung

AU - Nagaraj, Krishnaswamy

AU - Winemberg, Leroy

AU - Ozev, Sule

PY - 2019/5/1

Y1 - 2019/5/1

N2 - With the increasing pressure to obtain near-zero defect rates for the automotive industry, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, DC-DC converters, and data converters. This paper presents an extremely low-cost built-in self-test technique for PLLs specifically designed for fault detection. The methodology relies on exciting the PLL loop in one location via a pseudo-random signal with noise characteristics and observing the response from another location in the loop via all digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with a PLL under test is designed in 65nm technology. Fault simulations performed at the transistor and system level show that majority of non-catastrophic faults that result in parametric failures can be detected with the proposed approach.

AB - With the increasing pressure to obtain near-zero defect rates for the automotive industry, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, DC-DC converters, and data converters. This paper presents an extremely low-cost built-in self-test technique for PLLs specifically designed for fault detection. The methodology relies on exciting the PLL loop in one location via a pseudo-random signal with noise characteristics and observing the response from another location in the loop via all digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with a PLL under test is designed in 65nm technology. Fault simulations performed at the transistor and system level show that majority of non-catastrophic faults that result in parametric failures can be detected with the proposed approach.

UR - http://www.scopus.com/inward/record.url?scp=85071149934&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85071149934&partnerID=8YFLogxK

U2 - 10.1109/ETS.2019.8791533

DO - 10.1109/ETS.2019.8791533

M3 - Conference contribution

AN - SCOPUS:85071149934

T3 - Proceedings of the European Test Workshop

BT - Proceedings - 2019 IEEE European Test Symposium, ETS 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -