TY - GEN
T1 - Design rule optimization of regular layout for leakage reduction in nanoscale design
AU - Subramaniam, Anupama R.
AU - Singhal, Ritu
AU - Wang, Chi Chao
AU - Cao, Yu
PY - 2008
Y1 - 2008
N2 - The effect of non-rectilinear gate (NRG) due to sub-wavelength lithograph dramatically increases the leakage current by more than 15X. To mitigate this penalty, we have developed a systematic procedure to optimize key layout parameters in regular layout with minimum area and speed overhead. As demonstrated in 65nm technology, the optimization of regular layout achieves more than 70% reduction in leakage under NRG, with area penalty of ∼10% and marginal impact on circuit speed and active power.
AB - The effect of non-rectilinear gate (NRG) due to sub-wavelength lithograph dramatically increases the leakage current by more than 15X. To mitigate this penalty, we have developed a systematic procedure to optimize key layout parameters in regular layout with minimum area and speed overhead. As demonstrated in 65nm technology, the optimization of regular layout achieves more than 70% reduction in leakage under NRG, with area penalty of ∼10% and marginal impact on circuit speed and active power.
UR - http://www.scopus.com/inward/record.url?scp=49549107717&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=49549107717&partnerID=8YFLogxK
U2 - 10.1109/ASPDAC.2008.4483997
DO - 10.1109/ASPDAC.2008.4483997
M3 - Conference contribution
AN - SCOPUS:49549107717
SN - 9781424419227
T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
SP - 474
EP - 479
BT - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC
T2 - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC
Y2 - 21 March 2008 through 24 March 2008
ER -