Design of space vector-based hybrid PWM techniques for reduced current ripple

H. Krishnamurthy, G. Narayanan, Raja Ayyanar, V. T. Ranganathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

24 Scopus citations

Abstract

Switching sequence used by conventional space vector PWM (CSVPWM) involves equal division of zero vector time between the two zero states in every subcycle. The sequences employed by bus-clamping PWM involve use of only one zero state in a subcycle. This paper deals with two sequences, which use only one zero state and involve division of active vector time within a subcycle. A novel hybrid PWM technique, employing these two sequences in conjunction with the conventional sequence, is proposed. The proposed PWM technique is designed using the notion of stator flux ripple. A procedure is presented for designing hybrid PWM techniques involving multiple sequences for reduced current ripple. The proposed PWM technique results in reduced current ripple over CSVPWM at higher modulation indices. Experimental results on a 2hp prototype induction motor drive are presented.

Original languageEnglish (US)
Title of host publicationConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Pages583-588
Number of pages6
Volume1
StatePublished - 2003
EventEigtheenth Annual IEEE Applied Power Electronics Conference and Exposition - Miami Beach, FL, United States
Duration: Feb 9 2003Feb 13 2003

Other

OtherEigtheenth Annual IEEE Applied Power Electronics Conference and Exposition
CountryUnited States
CityMiami Beach, FL
Period2/9/032/13/03

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design of space vector-based hybrid PWM techniques for reduced current ripple'. Together they form a unique fingerprint.

  • Cite this

    Krishnamurthy, H., Narayanan, G., Ayyanar, R., & Ranganathan, V. T. (2003). Design of space vector-based hybrid PWM techniques for reduced current ripple. In Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC (Vol. 1, pp. 583-588)