Cross-layer modeling and simulation of circuit reliability

Yu Cao, Jyothi Velamala, Ketul Sutaria, Mike Shuo Wei Chen, Jonathan Ahlbin, Ivan Sanchez Esqueda, Michael Bajura, Michael Fritze

Research output: Contribution to journalArticle

29 Citations (Scopus)

Abstract

Integrated circuit design in the late CMOS era is challenged by the ever-increasing variability and reliability issues. The situation is further compounded by real-time uncertainties in workload and ambient conditions, which dynamically influence the degradation rate. To improve design predictability and guarantee system lifetime, accurate modeling, and simulation tools for reliability are essential to both digital and analog circuits. This paper presents cross-layer solutions for emerging reliability threats, including: 1) device-level modeling of reliability mechanisms, such as transistor aging and its statistical behavior; 2) circuit-level long-term aging models that capture unique operation patterns in digital and analog design, and directly predict the degradation; and 3) simulation methods for very-large-scale designs. Built on the long-term model, the new methods significantly enhance the accuracy and efficiency of reliability analysis. As validated by silicon data, these solutions close the gap between the underlying reliability physics and circuit/system design for resilience.

Original languageEnglish (US)
Article number6685855
Pages (from-to)8-23
Number of pages16
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume33
Issue number1
DOIs
StatePublished - Jan 2014

Fingerprint

Networks (circuits)
Aging of materials
Degradation
Digital circuits
Analog circuits
Reliability analysis
Transistors
Physics
Systems analysis
Silicon
Uncertainty
Integrated circuit design

Keywords

  • Bias temperature instability
  • Circuit simulation
  • Integrated circuit reliability
  • Reliability modeling

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Cao, Y., Velamala, J., Sutaria, K., Chen, M. S. W., Ahlbin, J., Esqueda, I. S., ... Fritze, M. (2014). Cross-layer modeling and simulation of circuit reliability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(1), 8-23. [6685855]. https://doi.org/10.1109/TCAD.2013.2289874

Cross-layer modeling and simulation of circuit reliability. / Cao, Yu; Velamala, Jyothi; Sutaria, Ketul; Chen, Mike Shuo Wei; Ahlbin, Jonathan; Esqueda, Ivan Sanchez; Bajura, Michael; Fritze, Michael.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 33, No. 1, 6685855, 01.2014, p. 8-23.

Research output: Contribution to journalArticle

Cao, Y, Velamala, J, Sutaria, K, Chen, MSW, Ahlbin, J, Esqueda, IS, Bajura, M & Fritze, M 2014, 'Cross-layer modeling and simulation of circuit reliability', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 1, 6685855, pp. 8-23. https://doi.org/10.1109/TCAD.2013.2289874
Cao, Yu ; Velamala, Jyothi ; Sutaria, Ketul ; Chen, Mike Shuo Wei ; Ahlbin, Jonathan ; Esqueda, Ivan Sanchez ; Bajura, Michael ; Fritze, Michael. / Cross-layer modeling and simulation of circuit reliability. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2014 ; Vol. 33, No. 1. pp. 8-23.
@article{d4472a498a7f4ef89ba1e65810183aaf,
title = "Cross-layer modeling and simulation of circuit reliability",
abstract = "Integrated circuit design in the late CMOS era is challenged by the ever-increasing variability and reliability issues. The situation is further compounded by real-time uncertainties in workload and ambient conditions, which dynamically influence the degradation rate. To improve design predictability and guarantee system lifetime, accurate modeling, and simulation tools for reliability are essential to both digital and analog circuits. This paper presents cross-layer solutions for emerging reliability threats, including: 1) device-level modeling of reliability mechanisms, such as transistor aging and its statistical behavior; 2) circuit-level long-term aging models that capture unique operation patterns in digital and analog design, and directly predict the degradation; and 3) simulation methods for very-large-scale designs. Built on the long-term model, the new methods significantly enhance the accuracy and efficiency of reliability analysis. As validated by silicon data, these solutions close the gap between the underlying reliability physics and circuit/system design for resilience.",
keywords = "Bias temperature instability, Circuit simulation, Integrated circuit reliability, Reliability modeling",
author = "Yu Cao and Jyothi Velamala and Ketul Sutaria and Chen, {Mike Shuo Wei} and Jonathan Ahlbin and Esqueda, {Ivan Sanchez} and Michael Bajura and Michael Fritze",
year = "2014",
month = "1",
doi = "10.1109/TCAD.2013.2289874",
language = "English (US)",
volume = "33",
pages = "8--23",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Cross-layer modeling and simulation of circuit reliability

AU - Cao, Yu

AU - Velamala, Jyothi

AU - Sutaria, Ketul

AU - Chen, Mike Shuo Wei

AU - Ahlbin, Jonathan

AU - Esqueda, Ivan Sanchez

AU - Bajura, Michael

AU - Fritze, Michael

PY - 2014/1

Y1 - 2014/1

N2 - Integrated circuit design in the late CMOS era is challenged by the ever-increasing variability and reliability issues. The situation is further compounded by real-time uncertainties in workload and ambient conditions, which dynamically influence the degradation rate. To improve design predictability and guarantee system lifetime, accurate modeling, and simulation tools for reliability are essential to both digital and analog circuits. This paper presents cross-layer solutions for emerging reliability threats, including: 1) device-level modeling of reliability mechanisms, such as transistor aging and its statistical behavior; 2) circuit-level long-term aging models that capture unique operation patterns in digital and analog design, and directly predict the degradation; and 3) simulation methods for very-large-scale designs. Built on the long-term model, the new methods significantly enhance the accuracy and efficiency of reliability analysis. As validated by silicon data, these solutions close the gap between the underlying reliability physics and circuit/system design for resilience.

AB - Integrated circuit design in the late CMOS era is challenged by the ever-increasing variability and reliability issues. The situation is further compounded by real-time uncertainties in workload and ambient conditions, which dynamically influence the degradation rate. To improve design predictability and guarantee system lifetime, accurate modeling, and simulation tools for reliability are essential to both digital and analog circuits. This paper presents cross-layer solutions for emerging reliability threats, including: 1) device-level modeling of reliability mechanisms, such as transistor aging and its statistical behavior; 2) circuit-level long-term aging models that capture unique operation patterns in digital and analog design, and directly predict the degradation; and 3) simulation methods for very-large-scale designs. Built on the long-term model, the new methods significantly enhance the accuracy and efficiency of reliability analysis. As validated by silicon data, these solutions close the gap between the underlying reliability physics and circuit/system design for resilience.

KW - Bias temperature instability

KW - Circuit simulation

KW - Integrated circuit reliability

KW - Reliability modeling

UR - http://www.scopus.com/inward/record.url?scp=84891594553&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84891594553&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2013.2289874

DO - 10.1109/TCAD.2013.2289874

M3 - Article

VL - 33

SP - 8

EP - 23

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 1

M1 - 6685855

ER -