TY - GEN
T1 - Characterization of switching parameters and multilevel capability in HfOx/AlOx bi-layer RRAM devices
AU - Yu, Shimeng
AU - Wu, Yi
AU - Chai, Yang
AU - Provine, J.
AU - Wong, H. S.Philip
PY - 2011
Y1 - 2011
N2 - HfOx/AlOx bi-layer RRAM devices were fabricated with the atomic layer deposition (ALD) method. Compared with the single-layer HfOx devices, the bi-layer devices showed less variation of the switching voltages and resistances. Inspired by the fact that varying reset stop voltage in a DC sweep can achieve multilevel high resistance state, two equivalent pulse programming schemes were proposed: one linearly increases the reset pulse amplitudes; the other exponentially increases the reset pulse width. The transient current response waveform measurement suggests the former scheme is a more energy efficient programming method.
AB - HfOx/AlOx bi-layer RRAM devices were fabricated with the atomic layer deposition (ALD) method. Compared with the single-layer HfOx devices, the bi-layer devices showed less variation of the switching voltages and resistances. Inspired by the fact that varying reset stop voltage in a DC sweep can achieve multilevel high resistance state, two equivalent pulse programming schemes were proposed: one linearly increases the reset pulse amplitudes; the other exponentially increases the reset pulse width. The transient current response waveform measurement suggests the former scheme is a more energy efficient programming method.
UR - http://www.scopus.com/inward/record.url?scp=79959990092&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=79959990092&partnerID=8YFLogxK
U2 - 10.1109/VTSA.2011.5872251
DO - 10.1109/VTSA.2011.5872251
M3 - Conference contribution
AN - SCOPUS:79959990092
SN - 9781424484928
T3 - International Symposium on VLSI Technology, Systems, and Applications, Proceedings
SP - 106
EP - 107
BT - Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011
T2 - 2011 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2011
Y2 - 25 April 2011 through 27 April 2011
ER -