TY - GEN
T1 - Analysis of pulse signaling for low-power on-chip global bus design
AU - Chen, Min
AU - Cao, Yu
PY - 2006
Y1 - 2006
N2 - Pulse signaling is proposed for on-chip global bus design to reduce dynamic power consumption. To maximize power saving, shorter pulse width and longer propagation length are preferred. In this work, a complete set of analytical models are developed for pulse propagation along RLC lines. These models connect line geometries and electrical properties of an input pulse with several important design metrics, such as delay, pulse width, maximum propagation length, and power saving. Excellent model accuracy is achieved as compared to SPICE simulations. These models can be easily implemented into design tools to facilitate the optimization of pulse signaling on lossy on-chip global buses. Furthermore, pulse signaling can be integrated with a time-division scheme to further reduce power consumption. Using the newly developed models, it is demonstrated that more than 70% dynamic power can be saved in this scheme in on-chip bus design.
AB - Pulse signaling is proposed for on-chip global bus design to reduce dynamic power consumption. To maximize power saving, shorter pulse width and longer propagation length are preferred. In this work, a complete set of analytical models are developed for pulse propagation along RLC lines. These models connect line geometries and electrical properties of an input pulse with several important design metrics, such as delay, pulse width, maximum propagation length, and power saving. Excellent model accuracy is achieved as compared to SPICE simulations. These models can be easily implemented into design tools to facilitate the optimization of pulse signaling on lossy on-chip global buses. Furthermore, pulse signaling can be integrated with a time-division scheme to further reduce power consumption. Using the newly developed models, it is demonstrated that more than 70% dynamic power can be saved in this scheme in on-chip bus design.
UR - http://www.scopus.com/inward/record.url?scp=56749100060&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=56749100060&partnerID=8YFLogxK
U2 - 10.1109/ISQED.2006.27
DO - 10.1109/ISQED.2006.27
M3 - Conference contribution
AN - SCOPUS:56749100060
SN - 0769525237
SN - 9780769525235
T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED
SP - 401
EP - 406
BT - Proceedings - 7th International Symposium on Quality Electronic Design, ISQED 2006
T2 - 7th International Symposium on Quality Electronic Design, ISQED 2006
Y2 - 27 March 2006 through 29 March 2006
ER -