TY - GEN
T1 - A robust alternate repeater technique for high performance busses in the multi-core era
AU - Kaul, Himanshu
AU - Seo, Jae Sun
AU - Anders, Mark
AU - Sylvester, Dennis
AU - Krishnamurthy, Ram
PY - 2008
Y1 - 2008
N2 - This paper describes an alternate repeater insertion technique that uses correct-by-construction polarities to reduce worst-case miller coupling factor (MCF) across any multiple segmented portion of a repeated bus. Simple static CMOS circuits with nominal p-n skews allow drop-in replacement while maintaining robust operation. For the same repeater area, number and position of repeaters of conventional busses, this technique simultaneously reduces delay by 15%, energy by 29% and peak current by 12% for 2-8mm on-chip busses in 1.2V, 65nm CMOS. Under equal delay constraints, the proposed technique reduces worst-case energy and peak current by 39% and 36%, respectively. The technique easily extends to shared busses for multi-core designs and shows a 41% improvement in energy-efficiency for a 10mm 5GHz multi-cycle on-chip core-tocore bus.
AB - This paper describes an alternate repeater insertion technique that uses correct-by-construction polarities to reduce worst-case miller coupling factor (MCF) across any multiple segmented portion of a repeated bus. Simple static CMOS circuits with nominal p-n skews allow drop-in replacement while maintaining robust operation. For the same repeater area, number and position of repeaters of conventional busses, this technique simultaneously reduces delay by 15%, energy by 29% and peak current by 12% for 2-8mm on-chip busses in 1.2V, 65nm CMOS. Under equal delay constraints, the proposed technique reduces worst-case energy and peak current by 39% and 36%, respectively. The technique easily extends to shared busses for multi-core designs and shows a 41% improvement in energy-efficiency for a 10mm 5GHz multi-cycle on-chip core-tocore bus.
UR - http://www.scopus.com/inward/record.url?scp=51749116545&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=51749116545&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2008.4541432
DO - 10.1109/ISCAS.2008.4541432
M3 - Conference contribution
AN - SCOPUS:51749116545
SN - 9781424416844
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 372
EP - 375
BT - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
T2 - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Y2 - 18 May 2008 through 21 May 2008
ER -