A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops

Scott J. Mason, John Fowler, W. Matthew Carlyle

Research output: Contribution to journalArticle

144 Citations (Scopus)

Abstract

Increases in the demand for integrated circuits have highlighted the importance of meeting customer quality and on-time delivery expectations in the semiconductor industry. A modified shifting bottleneck heuristic is developed for minimizing the total weighted tardiness in a semiconductor wafer fabrication facility. This 'complex' job shop is characterized by re-entrant or re-circulating product flow through a number of different tool groups (one or more machines operating in parallel). These tool groups typically contain batching machines, as well as machines that are subject to sequence-dependent setups. The disjunctive graph of the complex job shop is presented, along with a description of the proposed heuristic. Preliminary results indicate the heuristic's potential for promoting on-time deliveries by semiconductor manufacturers for their customers' orders.

Original languageEnglish (US)
Pages (from-to)247-262
Number of pages16
JournalJournal of Scheduling
Volume5
Issue number3
DOIs
StatePublished - 2002

Fingerprint

Semiconductor materials
Integrated circuits
Fabrication
Job shop
Tardiness
Heuristics
Industry
Semiconductors
Delivery time
Wafer fabrication
Graph
Semiconductor industry
Batching

Keywords

  • Job shop
  • Semiconductor
  • Shifting bottleneck
  • Weighted tardiness

ASJC Scopus subject areas

  • Management Science and Operations Research
  • Industrial and Manufacturing Engineering

Cite this

A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops. / Mason, Scott J.; Fowler, John; Matthew Carlyle, W.

In: Journal of Scheduling, Vol. 5, No. 3, 2002, p. 247-262.

Research output: Contribution to journalArticle

@article{4c1f371ba79c4efab3695c105a8461f8,
title = "A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops",
abstract = "Increases in the demand for integrated circuits have highlighted the importance of meeting customer quality and on-time delivery expectations in the semiconductor industry. A modified shifting bottleneck heuristic is developed for minimizing the total weighted tardiness in a semiconductor wafer fabrication facility. This 'complex' job shop is characterized by re-entrant or re-circulating product flow through a number of different tool groups (one or more machines operating in parallel). These tool groups typically contain batching machines, as well as machines that are subject to sequence-dependent setups. The disjunctive graph of the complex job shop is presented, along with a description of the proposed heuristic. Preliminary results indicate the heuristic's potential for promoting on-time deliveries by semiconductor manufacturers for their customers' orders.",
keywords = "Job shop, Semiconductor, Shifting bottleneck, Weighted tardiness",
author = "Mason, {Scott J.} and John Fowler and {Matthew Carlyle}, W.",
year = "2002",
doi = "10.1002/jos.102",
language = "English (US)",
volume = "5",
pages = "247--262",
journal = "Journal of Scheduling",
issn = "1094-6136",
publisher = "Springer New York",
number = "3",

}

TY - JOUR

T1 - A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops

AU - Mason, Scott J.

AU - Fowler, John

AU - Matthew Carlyle, W.

PY - 2002

Y1 - 2002

N2 - Increases in the demand for integrated circuits have highlighted the importance of meeting customer quality and on-time delivery expectations in the semiconductor industry. A modified shifting bottleneck heuristic is developed for minimizing the total weighted tardiness in a semiconductor wafer fabrication facility. This 'complex' job shop is characterized by re-entrant or re-circulating product flow through a number of different tool groups (one or more machines operating in parallel). These tool groups typically contain batching machines, as well as machines that are subject to sequence-dependent setups. The disjunctive graph of the complex job shop is presented, along with a description of the proposed heuristic. Preliminary results indicate the heuristic's potential for promoting on-time deliveries by semiconductor manufacturers for their customers' orders.

AB - Increases in the demand for integrated circuits have highlighted the importance of meeting customer quality and on-time delivery expectations in the semiconductor industry. A modified shifting bottleneck heuristic is developed for minimizing the total weighted tardiness in a semiconductor wafer fabrication facility. This 'complex' job shop is characterized by re-entrant or re-circulating product flow through a number of different tool groups (one or more machines operating in parallel). These tool groups typically contain batching machines, as well as machines that are subject to sequence-dependent setups. The disjunctive graph of the complex job shop is presented, along with a description of the proposed heuristic. Preliminary results indicate the heuristic's potential for promoting on-time deliveries by semiconductor manufacturers for their customers' orders.

KW - Job shop

KW - Semiconductor

KW - Shifting bottleneck

KW - Weighted tardiness

UR - http://www.scopus.com/inward/record.url?scp=0042622980&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0042622980&partnerID=8YFLogxK

U2 - 10.1002/jos.102

DO - 10.1002/jos.102

M3 - Article

AN - SCOPUS:0042622980

VL - 5

SP - 247

EP - 262

JO - Journal of Scheduling

JF - Journal of Scheduling

SN - 1094-6136

IS - 3

ER -