A low-power double-edge-triggered address pointer circuit for FIFO memory design

Saravanan Ramamoorthy, Haibo Wang, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a novel design of address pointer for FIFO memory circuits. Advantages of the proposed design include: reduced capacitive load on the pointer clock path, the use of a true single-phase clock, and double-edge-triggering clock scheme. The circuit has low power consumption, is immune to circuit racing conditions and suitable for high-speed operations. Techniques to implement clock gating in pointer circuit design for further reducing power consumption are also discussed. The proposed circuit is implemented with a 65nm CMOS technology and its performance is compared with previous pointer circuits.

Original languageEnglish (US)
Title of host publicationProceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008
Pages123-126
Number of pages4
DOIs
StatePublished - 2008
Event9th International Symposium on Quality Electronic Design, ISQED 2008 - San Jose, CA, United States
Duration: Mar 17 2008Mar 19 2008

Other

Other9th International Symposium on Quality Electronic Design, ISQED 2008
CountryUnited States
CitySan Jose, CA
Period3/17/083/19/08

Fingerprint

Data storage equipment
Networks (circuits)
Clocks
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ramamoorthy, S., Wang, H., & Vrudhula, S. (2008). A low-power double-edge-triggered address pointer circuit for FIFO memory design. In Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008 (pp. 123-126). [4479711] https://doi.org/10.1109/ISQED.2008.4479711

A low-power double-edge-triggered address pointer circuit for FIFO memory design. / Ramamoorthy, Saravanan; Wang, Haibo; Vrudhula, Sarma.

Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. p. 123-126 4479711.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ramamoorthy, S, Wang, H & Vrudhula, S 2008, A low-power double-edge-triggered address pointer circuit for FIFO memory design. in Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008., 4479711, pp. 123-126, 9th International Symposium on Quality Electronic Design, ISQED 2008, San Jose, CA, United States, 3/17/08. https://doi.org/10.1109/ISQED.2008.4479711
Ramamoorthy S, Wang H, Vrudhula S. A low-power double-edge-triggered address pointer circuit for FIFO memory design. In Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. p. 123-126. 4479711 https://doi.org/10.1109/ISQED.2008.4479711
Ramamoorthy, Saravanan ; Wang, Haibo ; Vrudhula, Sarma. / A low-power double-edge-triggered address pointer circuit for FIFO memory design. Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. pp. 123-126
@inproceedings{e1dc02d69ad34382ab6a1a2cf84d4cfc,
title = "A low-power double-edge-triggered address pointer circuit for FIFO memory design",
abstract = "This paper presents a novel design of address pointer for FIFO memory circuits. Advantages of the proposed design include: reduced capacitive load on the pointer clock path, the use of a true single-phase clock, and double-edge-triggering clock scheme. The circuit has low power consumption, is immune to circuit racing conditions and suitable for high-speed operations. Techniques to implement clock gating in pointer circuit design for further reducing power consumption are also discussed. The proposed circuit is implemented with a 65nm CMOS technology and its performance is compared with previous pointer circuits.",
author = "Saravanan Ramamoorthy and Haibo Wang and Sarma Vrudhula",
year = "2008",
doi = "10.1109/ISQED.2008.4479711",
language = "English (US)",
isbn = "0769531172",
pages = "123--126",
booktitle = "Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",

}

TY - GEN

T1 - A low-power double-edge-triggered address pointer circuit for FIFO memory design

AU - Ramamoorthy, Saravanan

AU - Wang, Haibo

AU - Vrudhula, Sarma

PY - 2008

Y1 - 2008

N2 - This paper presents a novel design of address pointer for FIFO memory circuits. Advantages of the proposed design include: reduced capacitive load on the pointer clock path, the use of a true single-phase clock, and double-edge-triggering clock scheme. The circuit has low power consumption, is immune to circuit racing conditions and suitable for high-speed operations. Techniques to implement clock gating in pointer circuit design for further reducing power consumption are also discussed. The proposed circuit is implemented with a 65nm CMOS technology and its performance is compared with previous pointer circuits.

AB - This paper presents a novel design of address pointer for FIFO memory circuits. Advantages of the proposed design include: reduced capacitive load on the pointer clock path, the use of a true single-phase clock, and double-edge-triggering clock scheme. The circuit has low power consumption, is immune to circuit racing conditions and suitable for high-speed operations. Techniques to implement clock gating in pointer circuit design for further reducing power consumption are also discussed. The proposed circuit is implemented with a 65nm CMOS technology and its performance is compared with previous pointer circuits.

UR - http://www.scopus.com/inward/record.url?scp=49749120051&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49749120051&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2008.4479711

DO - 10.1109/ISQED.2008.4479711

M3 - Conference contribution

AN - SCOPUS:49749120051

SN - 0769531172

SN - 9780769531175

SP - 123

EP - 126

BT - Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008

ER -