A design space exploration framework for reduced bit-width instruction set architecture (rISA) design

Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil Dutt, Alex Nicolau

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Code size is a critical concern in many embedded system applications, especially those using RISC cores. One promising approach for reducing code size is to employ a "dual instruction set", where processor architectures support a normal (usually 32 bit) Instruction Set, and a narrow, space-efficient (usually 16 bit) Instruction Set with a limited set of opcodes and access to a limited set of registers. This feature (termed rISA) can potentially reduce the code size by up to 50% with minimal performance degradation. However, contemporary processors incorporate only a simple rISA feature with severe restrictions on register accessibility. We present a compiler-in-the-loop Design Space Exploration framework that is capable of exploring various interesting rISA designs. We also present experimental results using this framework and show rISA designs that improve on the code size reduction obtained by existing rISA architectures.

Original languageEnglish (US)
Title of host publicationProceedings of the International Symposium on System Synthesis
Pages120-125
Number of pages6
StatePublished - 2002
Externally publishedYes
Event15th International Symposium on System Synthesis - Kyoto, Japan
Duration: Oct 2 2002Oct 4 2002

Other

Other15th International Symposium on System Synthesis
CountryJapan
CityKyoto
Period10/2/0210/4/02

Keywords

  • Compressed instruction set
  • Design space exploration
  • Dual instruction set
  • Reduced bit-width instruction set
  • Register pressure
  • rISA
  • Thumb

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A design space exploration framework for reduced bit-width instruction set architecture (rISA) design'. Together they form a unique fingerprint.

  • Cite this

    Halambi, A., Shrivastava, A., Biswas, P., Dutt, N., & Nicolau, A. (2002). A design space exploration framework for reduced bit-width instruction set architecture (rISA) design. In Proceedings of the International Symposium on System Synthesis (pp. 120-125)