A 150 MHz 0.6 μm BiCMOS Superscalar Microprocessor

Robert F. Krick, Lawrence T. Clark, Daniel J. Deleganes, Keng L. Wong, Roshan Fernando, Goutam Debnath, Jashojiban Banik

Research output: Contribution to journalArticle

11 Scopus citations

Abstract

An implementation of the Pentium™ microprocessor architecture in 0.6 μm BiCMOS technology is described. Power dissipation is reduced and performance is enhanced over the previous generation. Processor features, implementation technology, and circuit techniques are discussed. An internal clock rate of 150 MHz is achieved at 3.7 V and -55°C.

Original languageEnglish (US)
Pages (from-to)1455-1463
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume29
Issue number12
DOIs
StatePublished - Dec 1994

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 150 MHz 0.6 μm BiCMOS Superscalar Microprocessor'. Together they form a unique fingerprint.

  • Cite this

    Krick, R. F., Clark, L. T., Deleganes, D. J., Wong, K. L., Fernando, R., Debnath, G., & Banik, J. (1994). A 150 MHz 0.6 μm BiCMOS Superscalar Microprocessor. IEEE Journal of Solid-State Circuits, 29(12), 1455-1463. https://doi.org/10.1109/4.340418