If you made any changes in Pure, your changes will be visible here soon.

Personal profile

Education/Academic qualification

PHD, University of Maryland-College Park

… → 1990

MS, University of Maryland-College Park

… → 1986

BT, Indian Institute of Technology Kharagpur

… → 1984

Fingerprint Dive into the research topics where Chaitali Chakrabarti is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 4 Similar Profiles
Data storage equipment Engineering & Materials Science
Field programmable gate arrays (FPGA) Engineering & Materials Science
Hardware Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Energy utilization Engineering & Materials Science
Embedded systems Engineering & Materials Science
Throughput Engineering & Materials Science
Scheduling algorithms Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1989 2019

  • 4265 Citations
  • 32 h-Index
  • 178 Conference contribution
  • 94 Article
  • 8 Chapter
  • 2 Editorial

A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm

Pal, S., Park, D. H., Feng, S., Gao, P., Tan, J., Rovinski, A., Xie, S., Zhao, C., Amarnath, A., Wesley, T., Beaumont, J., Chen, K. Y., Chakrabarti, C., Taylor, M., Mudge, T., Blaauw, D., Kim, H. S. & Dreslinski, R., Jun 2019, 2019 Symposium on VLSI Circuits, VLSI Circuits 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., p. C150-C151 8778147. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers; vol. 2019-June).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Graphic methods
Memory architecture
VLSI circuits
Flocculation
Particle accelerators

A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm

Pal, S., Park, D. H., Feng, S., Gao, P., Tan, J., Rovinski, A., Xie, S., Zhao, C., Amarnath, A., Wesley, T., Beaumont, J., Chen, K. Y., Chakrabarti, C., Taylor, M., Mudge, T., Blaauw, D., Kim, H. S. & Dreslinski, R., Jun 1 2019, 2019 Symposium on VLSI Technology, VLSI Technology 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., p. C150-C151 8776507. (Digest of Technical Papers - Symposium on VLSI Technology; vol. 2019-June).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Particle accelerators
Data storage equipment
Program processors
Energy efficiency
Bandwidth
3 Citations (Scopus)

A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors

Gupta, U., Mandal, S. K., Mao, M., Chakrabarti, C. & Ogras, U., Jan 1 2019, (Accepted/In press) In : IEEE Computer Architecture Letters.

Research output: Contribution to journalArticle

Reinforcement learning
Electric power utilization
Experiments
System-on-chip
Open Access
emotions
Speech recognition
learning
Acoustics
Cost functions

Joint Optimization of Quantization and Structured Sparsity for Compressed Deep Neural Networks

Srivastava, G., Kadetotad, D., Yin, S., Berisha, V., Chakrabarti, C. & Seo, J., May 1 2019, 2019 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 1393-1397 5 p. 8682791. (ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings; vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data storage equipment
Deep neural networks
Degradation

Projects 1994 2022