Pipelined associative memory implemented in VLSI

Lawrence T. Clark, Robert O. Grondin

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

A memory system which rapidly chooses the stored item most closely matching a given input is fundamental to a number of recognition tasks. A memory architecture which performs this function is discussed. In addition, a measure of the quality of the selected (best matching) memory is generated. The architecture is capable of significant data throughput rates and is amenable to implementation using conventional digital VLSI fabrication process. These characteristics are demonstrated by a prototype device fabricated using the MOSIS 3-μm CMOS design rules, which can compare more than two million 9-bit input words per second. Behavioral simulations demonstrate the applicability of the architecture to some basic recognition tasks.

Original languageEnglish (US)
Pages (from-to)28-34
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume24
Issue number1
DOIs
StatePublished - Feb 1989

Fingerprint

Data storage equipment
Memory architecture
Computer systems
Throughput
Fabrication

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Pipelined associative memory implemented in VLSI. / Clark, Lawrence T.; Grondin, Robert O.

In: IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, 02.1989, p. 28-34.

Research output: Contribution to journalArticle

Clark, Lawrence T. ; Grondin, Robert O. / Pipelined associative memory implemented in VLSI. In: IEEE Journal of Solid-State Circuits. 1989 ; Vol. 24, No. 1. pp. 28-34.
@article{2f2131b59d4d43358526c171f39eda11,
title = "Pipelined associative memory implemented in VLSI",
abstract = "A memory system which rapidly chooses the stored item most closely matching a given input is fundamental to a number of recognition tasks. A memory architecture which performs this function is discussed. In addition, a measure of the quality of the selected (best matching) memory is generated. The architecture is capable of significant data throughput rates and is amenable to implementation using conventional digital VLSI fabrication process. These characteristics are demonstrated by a prototype device fabricated using the MOSIS 3-μm CMOS design rules, which can compare more than two million 9-bit input words per second. Behavioral simulations demonstrate the applicability of the architecture to some basic recognition tasks.",
author = "Clark, {Lawrence T.} and Grondin, {Robert O.}",
year = "1989",
month = "2",
doi = "10.1109/4.16298",
language = "English (US)",
volume = "24",
pages = "28--34",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Pipelined associative memory implemented in VLSI

AU - Clark, Lawrence T.

AU - Grondin, Robert O.

PY - 1989/2

Y1 - 1989/2

N2 - A memory system which rapidly chooses the stored item most closely matching a given input is fundamental to a number of recognition tasks. A memory architecture which performs this function is discussed. In addition, a measure of the quality of the selected (best matching) memory is generated. The architecture is capable of significant data throughput rates and is amenable to implementation using conventional digital VLSI fabrication process. These characteristics are demonstrated by a prototype device fabricated using the MOSIS 3-μm CMOS design rules, which can compare more than two million 9-bit input words per second. Behavioral simulations demonstrate the applicability of the architecture to some basic recognition tasks.

AB - A memory system which rapidly chooses the stored item most closely matching a given input is fundamental to a number of recognition tasks. A memory architecture which performs this function is discussed. In addition, a measure of the quality of the selected (best matching) memory is generated. The architecture is capable of significant data throughput rates and is amenable to implementation using conventional digital VLSI fabrication process. These characteristics are demonstrated by a prototype device fabricated using the MOSIS 3-μm CMOS design rules, which can compare more than two million 9-bit input words per second. Behavioral simulations demonstrate the applicability of the architecture to some basic recognition tasks.

UR - http://www.scopus.com/inward/record.url?scp=0024610564&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024610564&partnerID=8YFLogxK

U2 - 10.1109/4.16298

DO - 10.1109/4.16298

M3 - Article

AN - SCOPUS:0024610564

VL - 24

SP - 28

EP - 34

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

ER -