Yield optimization with energy-delay constraints in low-power digital circuits

Yu Cao, Huifang Qin, Ruth Wang, Paul Friedberg, Andrei Vladimirescu, Jan Rabaey

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Scopus citations

Abstract

As circuit parametric variations aggravate in advanced technology, yield emerges as an important figure-of-merit in circuit design. Based on a 130nm technology, the yield-energy-delay tradeoffs in low-power circuit optimization are investigated. Using a log-normal statistical model, Monte-Carlo analyses are performed on typical circuit examples, including an inverter chain, NAND gate, and 4-bit adder. While energy reduction can be effectively achieved by tuning supply voltage (Vdd), threshold voltage (Vtb), and device width (W), circuit yield degrades during this process. On the other hand, it is observed that performance variability is relatively insensitive to circuit topology and device length (L). Design guidelines for optimizing yield in the presence of parametric variations and energy-delay constraints are proposed.

Original languageEnglish (US)
Title of host publication2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages285-288
Number of pages4
ISBN (Electronic)0780377494, 9780780377493
DOIs
StatePublished - Jan 1 2003
Externally publishedYes
EventIEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003 - Tsimshatsui, Kowloon, Hong Kong
Duration: Dec 16 2003Dec 18 2003

Publication series

Name2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

Other

OtherIEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003
CountryHong Kong
CityTsimshatsui, Kowloon
Period12/16/0312/18/03

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Yield optimization with energy-delay constraints in low-power digital circuits'. Together they form a unique fingerprint.

  • Cite this

    Cao, Y., Qin, H., Wang, R., Friedberg, P., Vladimirescu, A., & Rabaey, J. (2003). Yield optimization with energy-delay constraints in low-power digital circuits. In 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003 (pp. 285-288). [1283533] (2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2003.1283533