Yield optimization with energy-delay constraints in low-power digital circuits

Yu Cao; Huifang Qin; Ruth Wang; Paul Friedberg; Andrei Vladimirescu; Jan Rabaey

doi:10.1109/EDSSC.2003.1283533

Yield optimization with energy-delay constraints in low-power digital circuits

Yu Cao, Huifang Qin, Ruth Wang, Paul Friedberg, Andrei Vladimirescu, Jan Rabaey

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

14 Scopus citations

Abstract

As circuit parametric variations aggravate in advanced technology, yield emerges as an important figure-of-merit in circuit design. Based on a 130nm technology, the yield-energy-delay tradeoffs in low-power circuit optimization are investigated. Using a log-normal statistical model, Monte-Carlo analyses are performed on typical circuit examples, including an inverter chain, NAND gate, and 4-bit adder. While energy reduction can be effectively achieved by tuning supply voltage (V_dd), threshold voltage (V_tb), and device width (W), circuit yield degrades during this process. On the other hand, it is observed that performance variability is relatively insensitive to circuit topology and device length (L). Design guidelines for optimizing yield in the presence of parametric variations and energy-delay constraints are proposed.

Original language	English (US)
Title of host publication	2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	285-288
Number of pages	4
ISBN (Electronic)	0780377494, 9780780377493
DOIs	https://doi.org/10.1109/EDSSC.2003.1283533
State	Published - Jan 1 2003
Externally published	Yes
Event	IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003 - Tsimshatsui, Kowloon, Hong Kong Duration: Dec 16 2003 → Dec 18 2003

Publication series

Name	2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

Other

Other	IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003
Country/Territory	Hong Kong
City	Tsimshatsui, Kowloon
Period	12/16/03 → 12/18/03

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/EDSSC.2003.1283533

Cite this

Cao, Y., Qin, H., Wang, R., Friedberg, P., Vladimirescu, A., & Rabaey, J. (2003). Yield optimization with energy-delay constraints in low-power digital circuits. In 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003 (pp. 285-288). Article 1283533 (2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2003.1283533

Yield optimization with energy-delay constraints in low-power digital circuits. / Cao, Yu; Qin, Huifang; Wang, Ruth et al.
2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003. Institute of Electrical and Electronics Engineers Inc., 2003. p. 285-288 1283533 (2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Cao, Y, Qin, H, Wang, R, Friedberg, P, Vladimirescu, A & Rabaey, J 2003, Yield optimization with energy-delay constraints in low-power digital circuits. in 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003., 1283533, 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003, Institute of Electrical and Electronics Engineers Inc., pp. 285-288, IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003, Tsimshatsui, Kowloon, Hong Kong, 12/16/03. https://doi.org/10.1109/EDSSC.2003.1283533

Cao Y, Qin H, Wang R, Friedberg P, Vladimirescu A, Rabaey J. Yield optimization with energy-delay constraints in low-power digital circuits. In 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 285-288. 1283533. (2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003). doi: 10.1109/EDSSC.2003.1283533

@inproceedings{2f56c23b1199446fb6ac7fb4ab908f5a,

title = "Yield optimization with energy-delay constraints in low-power digital circuits",

abstract = "As circuit parametric variations aggravate in advanced technology, yield emerges as an important figure-of-merit in circuit design. Based on a 130nm technology, the yield-energy-delay tradeoffs in low-power circuit optimization are investigated. Using a log-normal statistical model, Monte-Carlo analyses are performed on typical circuit examples, including an inverter chain, NAND gate, and 4-bit adder. While energy reduction can be effectively achieved by tuning supply voltage (Vdd), threshold voltage (Vtb), and device width (W), circuit yield degrades during this process. On the other hand, it is observed that performance variability is relatively insensitive to circuit topology and device length (L). Design guidelines for optimizing yield in the presence of parametric variations and energy-delay constraints are proposed.",

author = "Yu Cao and Huifang Qin and Ruth Wang and Paul Friedberg and Andrei Vladimirescu and Jan Rabaey",

year = "2003",

month = jan,

day = "1",

doi = "10.1109/EDSSC.2003.1283533",

language = "English (US)",

series = "2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "285--288",

booktitle = "2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003",

note = "IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003 ; Conference date: 16-12-2003 Through 18-12-2003",

}

TY - GEN

T1 - Yield optimization with energy-delay constraints in low-power digital circuits

AU - Cao, Yu

AU - Qin, Huifang

AU - Wang, Ruth

AU - Friedberg, Paul

AU - Vladimirescu, Andrei

AU - Rabaey, Jan

PY - 2003/1/1

Y1 - 2003/1/1

N2 - As circuit parametric variations aggravate in advanced technology, yield emerges as an important figure-of-merit in circuit design. Based on a 130nm technology, the yield-energy-delay tradeoffs in low-power circuit optimization are investigated. Using a log-normal statistical model, Monte-Carlo analyses are performed on typical circuit examples, including an inverter chain, NAND gate, and 4-bit adder. While energy reduction can be effectively achieved by tuning supply voltage (Vdd), threshold voltage (Vtb), and device width (W), circuit yield degrades during this process. On the other hand, it is observed that performance variability is relatively insensitive to circuit topology and device length (L). Design guidelines for optimizing yield in the presence of parametric variations and energy-delay constraints are proposed.

AB - As circuit parametric variations aggravate in advanced technology, yield emerges as an important figure-of-merit in circuit design. Based on a 130nm technology, the yield-energy-delay tradeoffs in low-power circuit optimization are investigated. Using a log-normal statistical model, Monte-Carlo analyses are performed on typical circuit examples, including an inverter chain, NAND gate, and 4-bit adder. While energy reduction can be effectively achieved by tuning supply voltage (Vdd), threshold voltage (Vtb), and device width (W), circuit yield degrades during this process. On the other hand, it is observed that performance variability is relatively insensitive to circuit topology and device length (L). Design guidelines for optimizing yield in the presence of parametric variations and energy-delay constraints are proposed.

UR - http://www.scopus.com/inward/record.url?scp=14844302557&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=14844302557&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2003.1283533

DO - 10.1109/EDSSC.2003.1283533

M3 - Conference contribution

AN - SCOPUS:14844302557

T3 - 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

SP - 285

EP - 288

BT - 2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

Y2 - 16 December 2003 through 18 December 2003

ER -

Yield optimization with energy-delay constraints in low-power digital circuits

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this