Where is the Achilles heel under circuit aging

Ketul Sutaria, Athul Ramkumar, Rongjun Zhu, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The degradation of IC reliability is usually a gradual process, only causing moderate increase in the failure rate over time. However, under some specific circumstance, the degradation rate can be dramatically accelerated, leading to some catastrophic phenomena in digital and analog designs. Based on silicon data, this paper highlights such critical conditions, including severe frequency shift under DVS, asymmetric aging due to clock gating, and bias runaway. The analysis and solutions to these issues are vitally important to reliable IC design practice.

Original languageEnglish (US)
Title of host publicationProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
PublisherIEEE Computer Society
Pages278-279
Number of pages2
ISBN (Print)9781479937639
DOIs
StatePublished - Sep 18 2014
Event2014 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014 - Tampa, United States
Duration: Jul 9 2014Jul 11 2014

Other

Other2014 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014
CountryUnited States
CityTampa
Period7/9/147/11/14

Fingerprint

Aging of materials
Degradation
Networks (circuits)
Clocks
Silicon
Integrated circuit design

Keywords

  • asymmetric aging
  • bias runaway
  • BTI
  • circuit aging
  • DVS
  • HCI

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Sutaria, K., Ramkumar, A., Zhu, R., & Cao, Y. (2014). Where is the Achilles heel under circuit aging. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI (pp. 278-279). [6903375] IEEE Computer Society. https://doi.org/10.1109/ISVLSI.2014.106

Where is the Achilles heel under circuit aging. / Sutaria, Ketul; Ramkumar, Athul; Zhu, Rongjun; Cao, Yu.

Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. IEEE Computer Society, 2014. p. 278-279 6903375.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sutaria, K, Ramkumar, A, Zhu, R & Cao, Y 2014, Where is the Achilles heel under circuit aging. in Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI., 6903375, IEEE Computer Society, pp. 278-279, 2014 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014, Tampa, United States, 7/9/14. https://doi.org/10.1109/ISVLSI.2014.106
Sutaria K, Ramkumar A, Zhu R, Cao Y. Where is the Achilles heel under circuit aging. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. IEEE Computer Society. 2014. p. 278-279. 6903375 https://doi.org/10.1109/ISVLSI.2014.106
Sutaria, Ketul ; Ramkumar, Athul ; Zhu, Rongjun ; Cao, Yu. / Where is the Achilles heel under circuit aging. Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. IEEE Computer Society, 2014. pp. 278-279
@inproceedings{6e25c7edccce4bb890bcc85b0072d864,
title = "Where is the Achilles heel under circuit aging",
abstract = "The degradation of IC reliability is usually a gradual process, only causing moderate increase in the failure rate over time. However, under some specific circumstance, the degradation rate can be dramatically accelerated, leading to some catastrophic phenomena in digital and analog designs. Based on silicon data, this paper highlights such critical conditions, including severe frequency shift under DVS, asymmetric aging due to clock gating, and bias runaway. The analysis and solutions to these issues are vitally important to reliable IC design practice.",
keywords = "asymmetric aging, bias runaway, BTI, circuit aging, DVS, HCI",
author = "Ketul Sutaria and Athul Ramkumar and Rongjun Zhu and Yu Cao",
year = "2014",
month = "9",
day = "18",
doi = "10.1109/ISVLSI.2014.106",
language = "English (US)",
isbn = "9781479937639",
pages = "278--279",
booktitle = "Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Where is the Achilles heel under circuit aging

AU - Sutaria, Ketul

AU - Ramkumar, Athul

AU - Zhu, Rongjun

AU - Cao, Yu

PY - 2014/9/18

Y1 - 2014/9/18

N2 - The degradation of IC reliability is usually a gradual process, only causing moderate increase in the failure rate over time. However, under some specific circumstance, the degradation rate can be dramatically accelerated, leading to some catastrophic phenomena in digital and analog designs. Based on silicon data, this paper highlights such critical conditions, including severe frequency shift under DVS, asymmetric aging due to clock gating, and bias runaway. The analysis and solutions to these issues are vitally important to reliable IC design practice.

AB - The degradation of IC reliability is usually a gradual process, only causing moderate increase in the failure rate over time. However, under some specific circumstance, the degradation rate can be dramatically accelerated, leading to some catastrophic phenomena in digital and analog designs. Based on silicon data, this paper highlights such critical conditions, including severe frequency shift under DVS, asymmetric aging due to clock gating, and bias runaway. The analysis and solutions to these issues are vitally important to reliable IC design practice.

KW - asymmetric aging

KW - bias runaway

KW - BTI

KW - circuit aging

KW - DVS

KW - HCI

UR - http://www.scopus.com/inward/record.url?scp=84908218260&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84908218260&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2014.106

DO - 10.1109/ISVLSI.2014.106

M3 - Conference contribution

SN - 9781479937639

SP - 278

EP - 279

BT - Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

PB - IEEE Computer Society

ER -