VLSI implementation of adaptive bit/serial IIR filters

Rajeev Badyal, Sayfe Kiaei

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new structure for the VLSI implementation of a bit/serial adaptive IIR filter is presented. The system is built at a bit level consisting of only gated full adders. This approach allows recursive operation of the IIR filter to be implemented with minimal delay time and chip area. The coefficients of the filter can be updated in real time for the time invariant and adaptive filtering. The fourth-order filter is implemented on a 2-μm CMOS technology clocked at 50 MHz.

Original languageEnglish (US)
Title of host publicationIEEE Pacific RIM Conf Commun Comput Signal Process
Editors Anon
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages650-652
Number of pages3
StatePublished - 1989
Externally publishedYes
EventIEEE Pacific RIM Conference on Communications, Computers and Signal Processing - Victoria, BC, Canada
Duration: Jun 1 1989Jun 2 1989

Other

OtherIEEE Pacific RIM Conference on Communications, Computers and Signal Processing
CityVictoria, BC, Canada
Period6/1/896/2/89

Fingerprint

IIR filters
Adaptive filtering
Adders
Adaptive filters
Time delay

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Badyal, R., & Kiaei, S. (1989). VLSI implementation of adaptive bit/serial IIR filters. In Anon (Ed.), IEEE Pacific RIM Conf Commun Comput Signal Process (pp. 650-652). Piscataway, NJ, United States: Publ by IEEE.

VLSI implementation of adaptive bit/serial IIR filters. / Badyal, Rajeev; Kiaei, Sayfe.

IEEE Pacific RIM Conf Commun Comput Signal Process. ed. / Anon. Piscataway, NJ, United States : Publ by IEEE, 1989. p. 650-652.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Badyal, R & Kiaei, S 1989, VLSI implementation of adaptive bit/serial IIR filters. in Anon (ed.), IEEE Pacific RIM Conf Commun Comput Signal Process. Publ by IEEE, Piscataway, NJ, United States, pp. 650-652, IEEE Pacific RIM Conference on Communications, Computers and Signal Processing, Victoria, BC, Canada, 6/1/89.
Badyal R, Kiaei S. VLSI implementation of adaptive bit/serial IIR filters. In Anon, editor, IEEE Pacific RIM Conf Commun Comput Signal Process. Piscataway, NJ, United States: Publ by IEEE. 1989. p. 650-652
Badyal, Rajeev ; Kiaei, Sayfe. / VLSI implementation of adaptive bit/serial IIR filters. IEEE Pacific RIM Conf Commun Comput Signal Process. editor / Anon. Piscataway, NJ, United States : Publ by IEEE, 1989. pp. 650-652
@inproceedings{8b2beb3408d54ca29b2af755630deab7,
title = "VLSI implementation of adaptive bit/serial IIR filters",
abstract = "A new structure for the VLSI implementation of a bit/serial adaptive IIR filter is presented. The system is built at a bit level consisting of only gated full adders. This approach allows recursive operation of the IIR filter to be implemented with minimal delay time and chip area. The coefficients of the filter can be updated in real time for the time invariant and adaptive filtering. The fourth-order filter is implemented on a 2-μm CMOS technology clocked at 50 MHz.",
author = "Rajeev Badyal and Sayfe Kiaei",
year = "1989",
language = "English (US)",
pages = "650--652",
editor = "Anon",
booktitle = "IEEE Pacific RIM Conf Commun Comput Signal Process",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - VLSI implementation of adaptive bit/serial IIR filters

AU - Badyal, Rajeev

AU - Kiaei, Sayfe

PY - 1989

Y1 - 1989

N2 - A new structure for the VLSI implementation of a bit/serial adaptive IIR filter is presented. The system is built at a bit level consisting of only gated full adders. This approach allows recursive operation of the IIR filter to be implemented with minimal delay time and chip area. The coefficients of the filter can be updated in real time for the time invariant and adaptive filtering. The fourth-order filter is implemented on a 2-μm CMOS technology clocked at 50 MHz.

AB - A new structure for the VLSI implementation of a bit/serial adaptive IIR filter is presented. The system is built at a bit level consisting of only gated full adders. This approach allows recursive operation of the IIR filter to be implemented with minimal delay time and chip area. The coefficients of the filter can be updated in real time for the time invariant and adaptive filtering. The fourth-order filter is implemented on a 2-μm CMOS technology clocked at 50 MHz.

UR - http://www.scopus.com/inward/record.url?scp=0024943814&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024943814&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024943814

SP - 650

EP - 652

BT - IEEE Pacific RIM Conf Commun Comput Signal Process

A2 - Anon, null

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -