VLSI architecture for template matching

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A systolic architecture for computing real-time template matching is presented. The architecture consists of a linear array of P processors, each of which consists of a multiplier-accumulator and shift registers. The architecture achieves optimal speedup with simple data and control flow. The I/O bandwidth problem is handled by storing part of the input image in the shift registers and by circulating the shift registers so that the processor array can compute on the same input multiple times.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherPubl by IEEE
Pages69-72
Number of pages4
Volume1
StatePublished - 1990
Externally publishedYes
Event1990 IEEE International Symposium on Circuits and Systems Part 4 (of 4) - New Orleans, LA, USA
Duration: May 1 1990May 3 1990

Other

Other1990 IEEE International Symposium on Circuits and Systems Part 4 (of 4)
CityNew Orleans, LA, USA
Period5/1/905/3/90

Fingerprint

Template matching
Shift registers
Parallel processing systems
Flow control
Bandwidth

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Chakrabarti, C., & JaJa, J. (1990). VLSI architecture for template matching. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1, pp. 69-72). Publ by IEEE.

VLSI architecture for template matching. / Chakrabarti, Chaitali; JaJa, Joseph.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 Publ by IEEE, 1990. p. 69-72.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chakrabarti, C & JaJa, J 1990, VLSI architecture for template matching. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, Publ by IEEE, pp. 69-72, 1990 IEEE International Symposium on Circuits and Systems Part 4 (of 4), New Orleans, LA, USA, 5/1/90.
Chakrabarti C, JaJa J. VLSI architecture for template matching. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. Publ by IEEE. 1990. p. 69-72
Chakrabarti, Chaitali ; JaJa, Joseph. / VLSI architecture for template matching. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 Publ by IEEE, 1990. pp. 69-72
@inproceedings{78eec1e719ad4345baaba2c52505e007,
title = "VLSI architecture for template matching",
abstract = "A systolic architecture for computing real-time template matching is presented. The architecture consists of a linear array of P processors, each of which consists of a multiplier-accumulator and shift registers. The architecture achieves optimal speedup with simple data and control flow. The I/O bandwidth problem is handled by storing part of the input image in the shift registers and by circulating the shift registers so that the processor array can compute on the same input multiple times.",
author = "Chaitali Chakrabarti and Joseph JaJa",
year = "1990",
language = "English (US)",
volume = "1",
pages = "69--72",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - VLSI architecture for template matching

AU - Chakrabarti, Chaitali

AU - JaJa, Joseph

PY - 1990

Y1 - 1990

N2 - A systolic architecture for computing real-time template matching is presented. The architecture consists of a linear array of P processors, each of which consists of a multiplier-accumulator and shift registers. The architecture achieves optimal speedup with simple data and control flow. The I/O bandwidth problem is handled by storing part of the input image in the shift registers and by circulating the shift registers so that the processor array can compute on the same input multiple times.

AB - A systolic architecture for computing real-time template matching is presented. The architecture consists of a linear array of P processors, each of which consists of a multiplier-accumulator and shift registers. The architecture achieves optimal speedup with simple data and control flow. The I/O bandwidth problem is handled by storing part of the input image in the shift registers and by circulating the shift registers so that the processor array can compute on the same input multiple times.

UR - http://www.scopus.com/inward/record.url?scp=0025623838&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025623838&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025623838

VL - 1

SP - 69

EP - 72

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Publ by IEEE

ER -