Abstract

The processing and performance of Schottky diodes formed from arrays of vertical Ge nanowires (NWs) grown on Ge and Si substrates are reported. The goal of this work is to investigate CMOS compatible processes for integrating NWs as components of vertically scaled integrated circuits, and elucidate transport in vertical Schottky NWs. Vertical phosphorus (P) doped Ge NWs were grown using vapor-liquid-solid epitaxy, and nickel (Ni)-Ge Schottky contacts were made to the tops of the NWs. Current-voltage (I-V) characteristics were measured for variable ranges of NW diameters and numbers of nanowires in the arrays, and the I-V characteristics were fit using modified thermionic emission theory to extract the barrier height and ideality factor. As grown NWs did not show rectifying behavior due to the presence of heavy P side-wall doping during growth, resulting in a tunnel contact. After sidewall etching using a dilute peroxide solution, rectifying behavior was obtained. Schottky barrier heights of 0.3-0.4 V and ideality factors close to 2 were extracted using thermionic emission theory, although the model does not give an accurate fit across the whole bias range. Attempts to account for enhanced side-wall conduction due to non-uniform P doping profile during growth through a simple shunt resistance improve the fit, but are still insufficient to provide a good fit. Full three-dimensional numerical modeling using Silvaco Atlas indicates that at least part of this effect is due to the presence of fixed charge and acceptor like traps on the NW surface, which leads to effectively high ideality factors.

Original languageEnglish (US)
Article number024301
JournalJournal of Applied Physics
Volume118
Issue number2
DOIs
StatePublished - 2015

Fingerprint

Schottky diodes
nanowires
thermionic emission
shunts
peroxides
epitaxy
integrated circuits
tunnels
phosphorus
electric contacts
CMOS
etching
traps
nickel
vapors
conduction
electric potential
liquids
profiles

ASJC Scopus subject areas

  • Physics and Astronomy(all)

Cite this

Chandra, N., Tracy, C. J., Cho, J. H., Picraux, S. T., Hathwar, R., & Goodnick, S. (2015). Vertically grown Ge nanowire Schottky diodes on Si and Ge substrates. Journal of Applied Physics, 118(2), [024301]. https://doi.org/10.1063/1.4923407

Vertically grown Ge nanowire Schottky diodes on Si and Ge substrates. / Chandra, Nishant; Tracy, Clarence J.; Cho, Jeong Hyun; Picraux, S. T.; Hathwar, Raghuraj; Goodnick, Stephen.

In: Journal of Applied Physics, Vol. 118, No. 2, 024301, 2015.

Research output: Contribution to journalArticle

Chandra, Nishant ; Tracy, Clarence J. ; Cho, Jeong Hyun ; Picraux, S. T. ; Hathwar, Raghuraj ; Goodnick, Stephen. / Vertically grown Ge nanowire Schottky diodes on Si and Ge substrates. In: Journal of Applied Physics. 2015 ; Vol. 118, No. 2.
@article{1ea293b3803b428a90875df76d3da393,
title = "Vertically grown Ge nanowire Schottky diodes on Si and Ge substrates",
abstract = "The processing and performance of Schottky diodes formed from arrays of vertical Ge nanowires (NWs) grown on Ge and Si substrates are reported. The goal of this work is to investigate CMOS compatible processes for integrating NWs as components of vertically scaled integrated circuits, and elucidate transport in vertical Schottky NWs. Vertical phosphorus (P) doped Ge NWs were grown using vapor-liquid-solid epitaxy, and nickel (Ni)-Ge Schottky contacts were made to the tops of the NWs. Current-voltage (I-V) characteristics were measured for variable ranges of NW diameters and numbers of nanowires in the arrays, and the I-V characteristics were fit using modified thermionic emission theory to extract the barrier height and ideality factor. As grown NWs did not show rectifying behavior due to the presence of heavy P side-wall doping during growth, resulting in a tunnel contact. After sidewall etching using a dilute peroxide solution, rectifying behavior was obtained. Schottky barrier heights of 0.3-0.4 V and ideality factors close to 2 were extracted using thermionic emission theory, although the model does not give an accurate fit across the whole bias range. Attempts to account for enhanced side-wall conduction due to non-uniform P doping profile during growth through a simple shunt resistance improve the fit, but are still insufficient to provide a good fit. Full three-dimensional numerical modeling using Silvaco Atlas indicates that at least part of this effect is due to the presence of fixed charge and acceptor like traps on the NW surface, which leads to effectively high ideality factors.",
author = "Nishant Chandra and Tracy, {Clarence J.} and Cho, {Jeong Hyun} and Picraux, {S. T.} and Raghuraj Hathwar and Stephen Goodnick",
year = "2015",
doi = "10.1063/1.4923407",
language = "English (US)",
volume = "118",
journal = "Journal of Applied Physics",
issn = "0021-8979",
publisher = "American Institute of Physics Publising LLC",
number = "2",

}

TY - JOUR

T1 - Vertically grown Ge nanowire Schottky diodes on Si and Ge substrates

AU - Chandra, Nishant

AU - Tracy, Clarence J.

AU - Cho, Jeong Hyun

AU - Picraux, S. T.

AU - Hathwar, Raghuraj

AU - Goodnick, Stephen

PY - 2015

Y1 - 2015

N2 - The processing and performance of Schottky diodes formed from arrays of vertical Ge nanowires (NWs) grown on Ge and Si substrates are reported. The goal of this work is to investigate CMOS compatible processes for integrating NWs as components of vertically scaled integrated circuits, and elucidate transport in vertical Schottky NWs. Vertical phosphorus (P) doped Ge NWs were grown using vapor-liquid-solid epitaxy, and nickel (Ni)-Ge Schottky contacts were made to the tops of the NWs. Current-voltage (I-V) characteristics were measured for variable ranges of NW diameters and numbers of nanowires in the arrays, and the I-V characteristics were fit using modified thermionic emission theory to extract the barrier height and ideality factor. As grown NWs did not show rectifying behavior due to the presence of heavy P side-wall doping during growth, resulting in a tunnel contact. After sidewall etching using a dilute peroxide solution, rectifying behavior was obtained. Schottky barrier heights of 0.3-0.4 V and ideality factors close to 2 were extracted using thermionic emission theory, although the model does not give an accurate fit across the whole bias range. Attempts to account for enhanced side-wall conduction due to non-uniform P doping profile during growth through a simple shunt resistance improve the fit, but are still insufficient to provide a good fit. Full three-dimensional numerical modeling using Silvaco Atlas indicates that at least part of this effect is due to the presence of fixed charge and acceptor like traps on the NW surface, which leads to effectively high ideality factors.

AB - The processing and performance of Schottky diodes formed from arrays of vertical Ge nanowires (NWs) grown on Ge and Si substrates are reported. The goal of this work is to investigate CMOS compatible processes for integrating NWs as components of vertically scaled integrated circuits, and elucidate transport in vertical Schottky NWs. Vertical phosphorus (P) doped Ge NWs were grown using vapor-liquid-solid epitaxy, and nickel (Ni)-Ge Schottky contacts were made to the tops of the NWs. Current-voltage (I-V) characteristics were measured for variable ranges of NW diameters and numbers of nanowires in the arrays, and the I-V characteristics were fit using modified thermionic emission theory to extract the barrier height and ideality factor. As grown NWs did not show rectifying behavior due to the presence of heavy P side-wall doping during growth, resulting in a tunnel contact. After sidewall etching using a dilute peroxide solution, rectifying behavior was obtained. Schottky barrier heights of 0.3-0.4 V and ideality factors close to 2 were extracted using thermionic emission theory, although the model does not give an accurate fit across the whole bias range. Attempts to account for enhanced side-wall conduction due to non-uniform P doping profile during growth through a simple shunt resistance improve the fit, but are still insufficient to provide a good fit. Full three-dimensional numerical modeling using Silvaco Atlas indicates that at least part of this effect is due to the presence of fixed charge and acceptor like traps on the NW surface, which leads to effectively high ideality factors.

UR - http://www.scopus.com/inward/record.url?scp=84953876413&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84953876413&partnerID=8YFLogxK

U2 - 10.1063/1.4923407

DO - 10.1063/1.4923407

M3 - Article

VL - 118

JO - Journal of Applied Physics

JF - Journal of Applied Physics

SN - 0021-8979

IS - 2

M1 - 024301

ER -