Versatile buffer layer architectures based on Ge 1- x Sn x alloys

R. Roucka, J. Tolle, C. Cook, Andrew Chizmeshya, John Kouvetakis, V. D'Costa, Jose Menendez, Zhihao D. Chen, S. Zollner

Research output: Contribution to journalArticle

51 Citations (Scopus)

Abstract

We describe methodologies for integration of compound semiconductors with Si via buffer layers and templates based on the GeSn system. These layers exhibit atomically flat surface morphologies, low defect densities, tunable thermal expansion coefficients, and unique ductile properties, which enable them to readily absorb differential stresses produced by mismatched overlayers. They also provide a continuous selection of lattice parameters higher than that of Ge, which allows lattice matching with technologically useful III-V compounds. Using this approach we have demonstrated growth of GaAs, GeSiSn, and pure Ge layers at low temperatures on Si(100). These materials display extremely high-quality structural, morphological, and optical properties opening the possibility of versatile integration schemes directly on silicon.

Original languageEnglish (US)
Article number191912
Pages (from-to)1-3
Number of pages3
JournalApplied Physics Letters
Volume86
Issue number19
DOIs
StatePublished - May 9 2005

Fingerprint

buffers
flat surfaces
thermal expansion
lattice parameters
templates
methodology
optical properties
defects
silicon
coefficients

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)

Cite this

Versatile buffer layer architectures based on Ge 1- x Sn x alloys. / Roucka, R.; Tolle, J.; Cook, C.; Chizmeshya, Andrew; Kouvetakis, John; D'Costa, V.; Menendez, Jose; Chen, Zhihao D.; Zollner, S.

In: Applied Physics Letters, Vol. 86, No. 19, 191912, 09.05.2005, p. 1-3.

Research output: Contribution to journalArticle

Roucka, R, Tolle, J, Cook, C, Chizmeshya, A, Kouvetakis, J, D'Costa, V, Menendez, J, Chen, ZD & Zollner, S 2005, 'Versatile buffer layer architectures based on Ge 1- x Sn x alloys', Applied Physics Letters, vol. 86, no. 19, 191912, pp. 1-3. https://doi.org/10.1063/1.1922078
Roucka, R. ; Tolle, J. ; Cook, C. ; Chizmeshya, Andrew ; Kouvetakis, John ; D'Costa, V. ; Menendez, Jose ; Chen, Zhihao D. ; Zollner, S. / Versatile buffer layer architectures based on Ge 1- x Sn x alloys. In: Applied Physics Letters. 2005 ; Vol. 86, No. 19. pp. 1-3.
@article{608b81bf9e0a41a7a30696377ba62c74,
title = "Versatile buffer layer architectures based on Ge 1- x Sn x alloys",
abstract = "We describe methodologies for integration of compound semiconductors with Si via buffer layers and templates based on the GeSn system. These layers exhibit atomically flat surface morphologies, low defect densities, tunable thermal expansion coefficients, and unique ductile properties, which enable them to readily absorb differential stresses produced by mismatched overlayers. They also provide a continuous selection of lattice parameters higher than that of Ge, which allows lattice matching with technologically useful III-V compounds. Using this approach we have demonstrated growth of GaAs, GeSiSn, and pure Ge layers at low temperatures on Si(100). These materials display extremely high-quality structural, morphological, and optical properties opening the possibility of versatile integration schemes directly on silicon.",
author = "R. Roucka and J. Tolle and C. Cook and Andrew Chizmeshya and John Kouvetakis and V. D'Costa and Jose Menendez and Chen, {Zhihao D.} and S. Zollner",
year = "2005",
month = "5",
day = "9",
doi = "10.1063/1.1922078",
language = "English (US)",
volume = "86",
pages = "1--3",
journal = "Applied Physics Letters",
issn = "0003-6951",
publisher = "American Institute of Physics Publising LLC",
number = "19",

}

TY - JOUR

T1 - Versatile buffer layer architectures based on Ge 1- x Sn x alloys

AU - Roucka, R.

AU - Tolle, J.

AU - Cook, C.

AU - Chizmeshya, Andrew

AU - Kouvetakis, John

AU - D'Costa, V.

AU - Menendez, Jose

AU - Chen, Zhihao D.

AU - Zollner, S.

PY - 2005/5/9

Y1 - 2005/5/9

N2 - We describe methodologies for integration of compound semiconductors with Si via buffer layers and templates based on the GeSn system. These layers exhibit atomically flat surface morphologies, low defect densities, tunable thermal expansion coefficients, and unique ductile properties, which enable them to readily absorb differential stresses produced by mismatched overlayers. They also provide a continuous selection of lattice parameters higher than that of Ge, which allows lattice matching with technologically useful III-V compounds. Using this approach we have demonstrated growth of GaAs, GeSiSn, and pure Ge layers at low temperatures on Si(100). These materials display extremely high-quality structural, morphological, and optical properties opening the possibility of versatile integration schemes directly on silicon.

AB - We describe methodologies for integration of compound semiconductors with Si via buffer layers and templates based on the GeSn system. These layers exhibit atomically flat surface morphologies, low defect densities, tunable thermal expansion coefficients, and unique ductile properties, which enable them to readily absorb differential stresses produced by mismatched overlayers. They also provide a continuous selection of lattice parameters higher than that of Ge, which allows lattice matching with technologically useful III-V compounds. Using this approach we have demonstrated growth of GaAs, GeSiSn, and pure Ge layers at low temperatures on Si(100). These materials display extremely high-quality structural, morphological, and optical properties opening the possibility of versatile integration schemes directly on silicon.

UR - http://www.scopus.com/inward/record.url?scp=20844453920&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=20844453920&partnerID=8YFLogxK

U2 - 10.1063/1.1922078

DO - 10.1063/1.1922078

M3 - Article

AN - SCOPUS:20844453920

VL - 86

SP - 1

EP - 3

JO - Applied Physics Letters

JF - Applied Physics Letters

SN - 0003-6951

IS - 19

M1 - 191912

ER -