Verilog-A compact model for oxide-based resistive random access memory (RRAM)

Zizhen Jiang, Shimeng Yu, Yi Wu, Jesse H. Engel, Ximeng Guan, H. S Philip Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

97 Scopus citations

Fingerprint

Dive into the research topics of 'Verilog-A compact model for oxide-based resistive random access memory (RRAM)'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science