Verilog-A compact model for oxide-based resistive random access memory (RRAM)

Zizhen Jiang, Shimeng Yu, Yi Wu, Jesse H. Engel, Ximeng Guan, H. S Philip Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

50 Citations (Scopus)

Abstract

We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.

Original languageEnglish (US)
Title of host publicationInternational Conference on Simulation of Semiconductor Processes and Devices, SISPAD
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages41-44
Number of pages4
ISBN (Print)9781479952885
DOIs
StatePublished - Oct 20 2014
Event2014 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2014 - Yokohama, Japan
Duration: Sep 9 2014Sep 11 2014

Other

Other2014 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2014
CountryJapan
CityYokohama
Period9/9/149/11/14

Fingerprint

Computer hardware description languages
Random Access
Oxides
Data storage equipment
Cycling
Physics
Experimental Data
Model
Real-time
Methodology
Demonstrate

Keywords

  • Compact model
  • RRAM
  • variations
  • Verilog-A

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Modeling and Simulation

Cite this

Jiang, Z., Yu, S., Wu, Y., Engel, J. H., Guan, X., & Wong, H. S. P. (2014). Verilog-A compact model for oxide-based resistive random access memory (RRAM). In International Conference on Simulation of Semiconductor Processes and Devices, SISPAD (pp. 41-44). [6931558] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SISPAD.2014.6931558

Verilog-A compact model for oxide-based resistive random access memory (RRAM). / Jiang, Zizhen; Yu, Shimeng; Wu, Yi; Engel, Jesse H.; Guan, Ximeng; Wong, H. S Philip.

International Conference on Simulation of Semiconductor Processes and Devices, SISPAD. Institute of Electrical and Electronics Engineers Inc., 2014. p. 41-44 6931558.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jiang, Z, Yu, S, Wu, Y, Engel, JH, Guan, X & Wong, HSP 2014, Verilog-A compact model for oxide-based resistive random access memory (RRAM). in International Conference on Simulation of Semiconductor Processes and Devices, SISPAD., 6931558, Institute of Electrical and Electronics Engineers Inc., pp. 41-44, 2014 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2014, Yokohama, Japan, 9/9/14. https://doi.org/10.1109/SISPAD.2014.6931558
Jiang Z, Yu S, Wu Y, Engel JH, Guan X, Wong HSP. Verilog-A compact model for oxide-based resistive random access memory (RRAM). In International Conference on Simulation of Semiconductor Processes and Devices, SISPAD. Institute of Electrical and Electronics Engineers Inc. 2014. p. 41-44. 6931558 https://doi.org/10.1109/SISPAD.2014.6931558
Jiang, Zizhen ; Yu, Shimeng ; Wu, Yi ; Engel, Jesse H. ; Guan, Ximeng ; Wong, H. S Philip. / Verilog-A compact model for oxide-based resistive random access memory (RRAM). International Conference on Simulation of Semiconductor Processes and Devices, SISPAD. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 41-44
@inproceedings{17f67e9c0d1d4c9db098fac721c8a44e,
title = "Verilog-A compact model for oxide-based resistive random access memory (RRAM)",
abstract = "We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.",
keywords = "Compact model, RRAM, variations, Verilog-A",
author = "Zizhen Jiang and Shimeng Yu and Yi Wu and Engel, {Jesse H.} and Ximeng Guan and Wong, {H. S Philip}",
year = "2014",
month = "10",
day = "20",
doi = "10.1109/SISPAD.2014.6931558",
language = "English (US)",
isbn = "9781479952885",
pages = "41--44",
booktitle = "International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Verilog-A compact model for oxide-based resistive random access memory (RRAM)

AU - Jiang, Zizhen

AU - Yu, Shimeng

AU - Wu, Yi

AU - Engel, Jesse H.

AU - Guan, Ximeng

AU - Wong, H. S Philip

PY - 2014/10/20

Y1 - 2014/10/20

N2 - We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.

AB - We demonstrate a dynamic Verilog-A RRAM compact model capable of simulating real-time DC cycling and pulsed operation device behavior, including random variability that is inherent to RRAM. This paper illustrates the physics and capabilities of the model. The model is verified using different sets of experimental data. The DC/Pulse parameter fitting methodology are illustrated.

KW - Compact model

KW - RRAM

KW - variations

KW - Verilog-A

UR - http://www.scopus.com/inward/record.url?scp=84908672775&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84908672775&partnerID=8YFLogxK

U2 - 10.1109/SISPAD.2014.6931558

DO - 10.1109/SISPAD.2014.6931558

M3 - Conference contribution

SN - 9781479952885

SP - 41

EP - 44

BT - International Conference on Simulation of Semiconductor Processes and Devices, SISPAD

PB - Institute of Electrical and Electronics Engineers Inc.

ER -