Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs

Yunxiang Yang, Shimeng Yu, Lang Zeng, Gang Du, Jinfeng Kang, Yuning Zhao, Ruqi Han, Xiaoyan Liu

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Intrinsic parameter fluctuations introduced by process variations, such as line edge roughness (LER), create an increasing challenge to the CMOS technology scaling. In this paper, variations in double-gate dopant-segregate Schottky (DSS) MOSFETs, caused by LER of silicon-fin, are systematically investigated using statistical technology computer-aided design simulations. The impact of LER on both Schottky barrier and DSS-MOSFETs are examined contrastively. The results show that DSS-MOSFETs offer a larger and more uniform drive current, but suffer a more serious Vt fluctuation. The cause of such larger Vt flutuation is also analyzed, thus providing a good starting point to propose way to solve this problem.

Original languageEnglish (US)
Article number5353696
Pages (from-to)244-249
Number of pages6
JournalIEEE Transactions on Nanotechnology
Volume10
Issue number2
DOIs
StatePublished - Mar 2011
Externally publishedYes

Fingerprint

Surface roughness
Doping (additives)
Computer aided design
Silicon

Keywords

  • Dopant-segregated Schottky MOSFETs (DSS-MOSFETs)
  • line edge roughness (LER)
  • Schottky barrier (SB)
  • technology computer-aided design (TCAD) simulation
  • variations

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

Cite this

Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs. / Yang, Yunxiang; Yu, Shimeng; Zeng, Lang; Du, Gang; Kang, Jinfeng; Zhao, Yuning; Han, Ruqi; Liu, Xiaoyan.

In: IEEE Transactions on Nanotechnology, Vol. 10, No. 2, 5353696, 03.2011, p. 244-249.

Research output: Contribution to journalArticle

Yang, Y, Yu, S, Zeng, L, Du, G, Kang, J, Zhao, Y, Han, R & Liu, X 2011, 'Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs', IEEE Transactions on Nanotechnology, vol. 10, no. 2, 5353696, pp. 244-249. https://doi.org/10.1109/TNANO.2009.2037222
Yang, Yunxiang ; Yu, Shimeng ; Zeng, Lang ; Du, Gang ; Kang, Jinfeng ; Zhao, Yuning ; Han, Ruqi ; Liu, Xiaoyan. / Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs. In: IEEE Transactions on Nanotechnology. 2011 ; Vol. 10, No. 2. pp. 244-249.
@article{27eac231c213484dab5931f0b8ff5c79,
title = "Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs",
abstract = "Intrinsic parameter fluctuations introduced by process variations, such as line edge roughness (LER), create an increasing challenge to the CMOS technology scaling. In this paper, variations in double-gate dopant-segregate Schottky (DSS) MOSFETs, caused by LER of silicon-fin, are systematically investigated using statistical technology computer-aided design simulations. The impact of LER on both Schottky barrier and DSS-MOSFETs are examined contrastively. The results show that DSS-MOSFETs offer a larger and more uniform drive current, but suffer a more serious Vt fluctuation. The cause of such larger Vt flutuation is also analyzed, thus providing a good starting point to propose way to solve this problem.",
keywords = "Dopant-segregated Schottky MOSFETs (DSS-MOSFETs), line edge roughness (LER), Schottky barrier (SB), technology computer-aided design (TCAD) simulation, variations",
author = "Yunxiang Yang and Shimeng Yu and Lang Zeng and Gang Du and Jinfeng Kang and Yuning Zhao and Ruqi Han and Xiaoyan Liu",
year = "2011",
month = "3",
doi = "10.1109/TNANO.2009.2037222",
language = "English (US)",
volume = "10",
pages = "244--249",
journal = "IEEE Transactions on Nanotechnology",
issn = "1536-125X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Variability induced by line edge roughness in double-gate dopant-segregated schottky MOSFETs

AU - Yang, Yunxiang

AU - Yu, Shimeng

AU - Zeng, Lang

AU - Du, Gang

AU - Kang, Jinfeng

AU - Zhao, Yuning

AU - Han, Ruqi

AU - Liu, Xiaoyan

PY - 2011/3

Y1 - 2011/3

N2 - Intrinsic parameter fluctuations introduced by process variations, such as line edge roughness (LER), create an increasing challenge to the CMOS technology scaling. In this paper, variations in double-gate dopant-segregate Schottky (DSS) MOSFETs, caused by LER of silicon-fin, are systematically investigated using statistical technology computer-aided design simulations. The impact of LER on both Schottky barrier and DSS-MOSFETs are examined contrastively. The results show that DSS-MOSFETs offer a larger and more uniform drive current, but suffer a more serious Vt fluctuation. The cause of such larger Vt flutuation is also analyzed, thus providing a good starting point to propose way to solve this problem.

AB - Intrinsic parameter fluctuations introduced by process variations, such as line edge roughness (LER), create an increasing challenge to the CMOS technology scaling. In this paper, variations in double-gate dopant-segregate Schottky (DSS) MOSFETs, caused by LER of silicon-fin, are systematically investigated using statistical technology computer-aided design simulations. The impact of LER on both Schottky barrier and DSS-MOSFETs are examined contrastively. The results show that DSS-MOSFETs offer a larger and more uniform drive current, but suffer a more serious Vt fluctuation. The cause of such larger Vt flutuation is also analyzed, thus providing a good starting point to propose way to solve this problem.

KW - Dopant-segregated Schottky MOSFETs (DSS-MOSFETs)

KW - line edge roughness (LER)

KW - Schottky barrier (SB)

KW - technology computer-aided design (TCAD) simulation

KW - variations

UR - http://www.scopus.com/inward/record.url?scp=79952687807&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952687807&partnerID=8YFLogxK

U2 - 10.1109/TNANO.2009.2037222

DO - 10.1109/TNANO.2009.2037222

M3 - Article

AN - SCOPUS:79952687807

VL - 10

SP - 244

EP - 249

JO - IEEE Transactions on Nanotechnology

JF - IEEE Transactions on Nanotechnology

SN - 1536-125X

IS - 2

M1 - 5353696

ER -