Unitary Shift-Register Realizations of Sequential Machines

C. C. Su, Sik-Sang Yau

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

The problem of determining secondary state assignments for sequential machines such that the binary memory elements are connected in the form of shift registers is studied. An algorithm for finding such state assignments is developed. One or more code words may be assigned to a state of the sequential machine. The only restriction is that the realizations be unitary. A single shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have the same first digits. A multiple shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have l identical digits, where l is the number of shift registers in the realization. With our technique, the unitary realizations with the minimum number of shift registers can be obtained for any finite, deterministic, synchronous, and reduced (minimal-state) sequential machine, each of whose states has a nonempty predecessor set. The algorithm is suitable for programming on digital computers.

Original languageEnglish (US)
Pages (from-to)312-324
Number of pages13
JournalIEEE Transactions on Computers
VolumeC-17
Issue number4
DOIs
StatePublished - 1968
Externally publishedYes

Fingerprint

Sequential machines
Shift registers
State assignment
Digit
Assignment
If and only if
Digital computers
Computer programming
Programming
Binary
Restriction
Data storage equipment

Keywords

  • Algorithms many-to-one state assignments sequential machines shift-register realizations unitary coding

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Software
  • Theoretical Computer Science

Cite this

Unitary Shift-Register Realizations of Sequential Machines. / Su, C. C.; Yau, Sik-Sang.

In: IEEE Transactions on Computers, Vol. C-17, No. 4, 1968, p. 312-324.

Research output: Contribution to journalArticle

@article{48c88b90b65643ec83a734509e4a44ea,
title = "Unitary Shift-Register Realizations of Sequential Machines",
abstract = "The problem of determining secondary state assignments for sequential machines such that the binary memory elements are connected in the form of shift registers is studied. An algorithm for finding such state assignments is developed. One or more code words may be assigned to a state of the sequential machine. The only restriction is that the realizations be unitary. A single shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have the same first digits. A multiple shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have l identical digits, where l is the number of shift registers in the realization. With our technique, the unitary realizations with the minimum number of shift registers can be obtained for any finite, deterministic, synchronous, and reduced (minimal-state) sequential machine, each of whose states has a nonempty predecessor set. The algorithm is suitable for programming on digital computers.",
keywords = "Algorithms many-to-one state assignments sequential machines shift-register realizations unitary coding",
author = "Su, {C. C.} and Sik-Sang Yau",
year = "1968",
doi = "10.1109/TC.1968.229383",
language = "English (US)",
volume = "C-17",
pages = "312--324",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "4",

}

TY - JOUR

T1 - Unitary Shift-Register Realizations of Sequential Machines

AU - Su, C. C.

AU - Yau, Sik-Sang

PY - 1968

Y1 - 1968

N2 - The problem of determining secondary state assignments for sequential machines such that the binary memory elements are connected in the form of shift registers is studied. An algorithm for finding such state assignments is developed. One or more code words may be assigned to a state of the sequential machine. The only restriction is that the realizations be unitary. A single shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have the same first digits. A multiple shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have l identical digits, where l is the number of shift registers in the realization. With our technique, the unitary realizations with the minimum number of shift registers can be obtained for any finite, deterministic, synchronous, and reduced (minimal-state) sequential machine, each of whose states has a nonempty predecessor set. The algorithm is suitable for programming on digital computers.

AB - The problem of determining secondary state assignments for sequential machines such that the binary memory elements are connected in the form of shift registers is studied. An algorithm for finding such state assignments is developed. One or more code words may be assigned to a state of the sequential machine. The only restriction is that the realizations be unitary. A single shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have the same first digits. A multiple shift-register realization of a sequential machine is unitary if and only if all the code words assigned to a state have l identical digits, where l is the number of shift registers in the realization. With our technique, the unitary realizations with the minimum number of shift registers can be obtained for any finite, deterministic, synchronous, and reduced (minimal-state) sequential machine, each of whose states has a nonempty predecessor set. The algorithm is suitable for programming on digital computers.

KW - Algorithms many-to-one state assignments sequential machines shift-register realizations unitary coding

UR - http://www.scopus.com/inward/record.url?scp=84911307320&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84911307320&partnerID=8YFLogxK

U2 - 10.1109/TC.1968.229383

DO - 10.1109/TC.1968.229383

M3 - Article

AN - SCOPUS:84911307320

VL - C-17

SP - 312

EP - 324

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 4

ER -