TY - GEN
T1 - Ultra-low-voltage robust design issues in deep-submicron CMOS
AU - Vladimirescu, Andrei
AU - Cao, Yu
AU - Thomas, Olivier
AU - Qin, Huifang
AU - Markovic, Dejan
AU - Valentian, Alexandre
AU - Ionita, Razvan
AU - Rabaey, Jan
AU - Amara, Amara
PY - 2004
Y1 - 2004
N2 - Design challenges for operating CMOS circuits fabricated in 0.13μm and finer technologies at ultra-low-voltages are analyzed. The design goal consists in minimizing energy by reducing V DD while maintaining delay and yield at acceptable levels in the presence of increasing variability of process parameters. First, an estimation model developed to accurately predict operation of bulk-and SOI-CMOS in subthreshold is described. The relation between yield, energy, delay and device parameter distributions is examined next along with tradeoffs necessary to achieve the desired performance point. The main objective of minimizing energy is explored for SRAM cells by predicting the minimum V DD based on the data-retention voltage, DRV, and, acceptable signal-to-noise margins, SNM. Experimental data from a 4kB-SRAM test chip in 0.13μm CMOS are presented demonstrating a 90% leakage reduction potential in standby under reduced bias of 250mV.
AB - Design challenges for operating CMOS circuits fabricated in 0.13μm and finer technologies at ultra-low-voltages are analyzed. The design goal consists in minimizing energy by reducing V DD while maintaining delay and yield at acceptable levels in the presence of increasing variability of process parameters. First, an estimation model developed to accurately predict operation of bulk-and SOI-CMOS in subthreshold is described. The relation between yield, energy, delay and device parameter distributions is examined next along with tradeoffs necessary to achieve the desired performance point. The main objective of minimizing energy is explored for SRAM cells by predicting the minimum V DD based on the data-retention voltage, DRV, and, acceptable signal-to-noise margins, SNM. Experimental data from a 4kB-SRAM test chip in 0.13μm CMOS are presented demonstrating a 90% leakage reduction potential in standby under reduced bias of 250mV.
UR - http://www.scopus.com/inward/record.url?scp=14844303791&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=14844303791&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:14844303791
SN - 0780383222
SN - 9780780383227
T3 - Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004
SP - 49
EP - 52
BT - Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004
T2 - Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004
Y2 - 20 June 2004 through 23 June 2004
ER -