Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems

Hugo A. Andrade, Patricia Derler, John C. Eidson, Ya Shian Li-Baboud, Aviral Shrivastava, Kevin Stanton, Marc Weiss

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Timing and synchronization play a key role in cyber-physical systems (CPS). Precise timing, as often required in safety-critical CPS, depends on hardware support for enforcement of periodic measure, compute, and actuate cycles. For general CPS, designers use a combination of application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs) and conventional microprocessors. Microprocessors as well as commonly used computer languages and operating systems are essentially devoid of any explicit support for precise timing and synchronization. Modern computer science and microprocessor design has effectively removed time from the abstractions used by designers with the result that time is regarded as a performance metric rather than a correctness specification or criterion. There are interesting proposals and avenues of research to correct this situation, but the barrier is quite high for conducting proof of concept studies or collaborative research and development. This paper proposes a conceptual design and use model for a reconfigurable testbed designed specifically to support exploratory research, proof of concept, and collaborative work to introduce explicit support for time and synchronization in microprocessors, reconfigurable fabrics, language and design system architecture for time-sensitive CPS. Reconfigurable computing is used throughout the system in several roles: as part of the prototyping platform infrastructure, the measurement and control system, and the application system under test.

Original languageEnglish (US)
Title of host publication2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467394062
DOIs
StatePublished - Jan 25 2016
EventInternational Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 - Riviera Maya, Mexico
Duration: Dec 7 2015Dec 9 2015

Other

OtherInternational Conference on ReConFigurable Computing and FPGAs, ReConFig 2015
CountryMexico
CityRiviera Maya
Period12/7/1512/9/15

Fingerprint

Testbeds
Microprocessor chips
Synchronization
Application specific integrated circuits
Conceptual design
Computer programming languages
Computer science
Computer hardware
Field programmable gate arrays (FPGA)
Specifications
Control systems
Cyber Physical System

Keywords

  • Correct-byconstruction
  • Cyber-Physical Systems
  • Reconfigurable computing
  • Testbed
  • Timing and Synchronization

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software

Cite this

Andrade, H. A., Derler, P., Eidson, J. C., Li-Baboud, Y. S., Shrivastava, A., Stanton, K., & Weiss, M. (2016). Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. In 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 [7393352] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ReConFig.2015.7393352

Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. / Andrade, Hugo A.; Derler, Patricia; Eidson, John C.; Li-Baboud, Ya Shian; Shrivastava, Aviral; Stanton, Kevin; Weiss, Marc.

2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc., 2016. 7393352.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Andrade, HA, Derler, P, Eidson, JC, Li-Baboud, YS, Shrivastava, A, Stanton, K & Weiss, M 2016, Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. in 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015., 7393352, Institute of Electrical and Electronics Engineers Inc., International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015, Riviera Maya, Mexico, 12/7/15. https://doi.org/10.1109/ReConFig.2015.7393352
Andrade HA, Derler P, Eidson JC, Li-Baboud YS, Shrivastava A, Stanton K et al. Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. In 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc. 2016. 7393352 https://doi.org/10.1109/ReConFig.2015.7393352
Andrade, Hugo A. ; Derler, Patricia ; Eidson, John C. ; Li-Baboud, Ya Shian ; Shrivastava, Aviral ; Stanton, Kevin ; Weiss, Marc. / Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems. 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015. Institute of Electrical and Electronics Engineers Inc., 2016.
@inproceedings{ef0250cb7c9d4563888b6617573bf6a9,
title = "Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems",
abstract = "Timing and synchronization play a key role in cyber-physical systems (CPS). Precise timing, as often required in safety-critical CPS, depends on hardware support for enforcement of periodic measure, compute, and actuate cycles. For general CPS, designers use a combination of application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs) and conventional microprocessors. Microprocessors as well as commonly used computer languages and operating systems are essentially devoid of any explicit support for precise timing and synchronization. Modern computer science and microprocessor design has effectively removed time from the abstractions used by designers with the result that time is regarded as a performance metric rather than a correctness specification or criterion. There are interesting proposals and avenues of research to correct this situation, but the barrier is quite high for conducting proof of concept studies or collaborative research and development. This paper proposes a conceptual design and use model for a reconfigurable testbed designed specifically to support exploratory research, proof of concept, and collaborative work to introduce explicit support for time and synchronization in microprocessors, reconfigurable fabrics, language and design system architecture for time-sensitive CPS. Reconfigurable computing is used throughout the system in several roles: as part of the prototyping platform infrastructure, the measurement and control system, and the application system under test.",
keywords = "Correct-byconstruction, Cyber-Physical Systems, Reconfigurable computing, Testbed, Timing and Synchronization",
author = "Andrade, {Hugo A.} and Patricia Derler and Eidson, {John C.} and Li-Baboud, {Ya Shian} and Aviral Shrivastava and Kevin Stanton and Marc Weiss",
year = "2016",
month = "1",
day = "25",
doi = "10.1109/ReConFig.2015.7393352",
language = "English (US)",
booktitle = "2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Towards a reconfigurable distributed testbed to enable advanced research and development of timing and synchronization in cyber-physical systems

AU - Andrade, Hugo A.

AU - Derler, Patricia

AU - Eidson, John C.

AU - Li-Baboud, Ya Shian

AU - Shrivastava, Aviral

AU - Stanton, Kevin

AU - Weiss, Marc

PY - 2016/1/25

Y1 - 2016/1/25

N2 - Timing and synchronization play a key role in cyber-physical systems (CPS). Precise timing, as often required in safety-critical CPS, depends on hardware support for enforcement of periodic measure, compute, and actuate cycles. For general CPS, designers use a combination of application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs) and conventional microprocessors. Microprocessors as well as commonly used computer languages and operating systems are essentially devoid of any explicit support for precise timing and synchronization. Modern computer science and microprocessor design has effectively removed time from the abstractions used by designers with the result that time is regarded as a performance metric rather than a correctness specification or criterion. There are interesting proposals and avenues of research to correct this situation, but the barrier is quite high for conducting proof of concept studies or collaborative research and development. This paper proposes a conceptual design and use model for a reconfigurable testbed designed specifically to support exploratory research, proof of concept, and collaborative work to introduce explicit support for time and synchronization in microprocessors, reconfigurable fabrics, language and design system architecture for time-sensitive CPS. Reconfigurable computing is used throughout the system in several roles: as part of the prototyping platform infrastructure, the measurement and control system, and the application system under test.

AB - Timing and synchronization play a key role in cyber-physical systems (CPS). Precise timing, as often required in safety-critical CPS, depends on hardware support for enforcement of periodic measure, compute, and actuate cycles. For general CPS, designers use a combination of application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs) and conventional microprocessors. Microprocessors as well as commonly used computer languages and operating systems are essentially devoid of any explicit support for precise timing and synchronization. Modern computer science and microprocessor design has effectively removed time from the abstractions used by designers with the result that time is regarded as a performance metric rather than a correctness specification or criterion. There are interesting proposals and avenues of research to correct this situation, but the barrier is quite high for conducting proof of concept studies or collaborative research and development. This paper proposes a conceptual design and use model for a reconfigurable testbed designed specifically to support exploratory research, proof of concept, and collaborative work to introduce explicit support for time and synchronization in microprocessors, reconfigurable fabrics, language and design system architecture for time-sensitive CPS. Reconfigurable computing is used throughout the system in several roles: as part of the prototyping platform infrastructure, the measurement and control system, and the application system under test.

KW - Correct-byconstruction

KW - Cyber-Physical Systems

KW - Reconfigurable computing

KW - Testbed

KW - Timing and Synchronization

UR - http://www.scopus.com/inward/record.url?scp=84964378008&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84964378008&partnerID=8YFLogxK

U2 - 10.1109/ReConFig.2015.7393352

DO - 10.1109/ReConFig.2015.7393352

M3 - Conference contribution

BT - 2015 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -