Tolerating hard faults in microprocessor array structures

Fred A. Bower, Paul G. Shealy, Sule Ozev, Daniel J. Sorin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

64 Scopus citations

Abstract

In this paper, we present a hardware technique, called Self-Repairing Array Structures (SRAS), for masking hard faults in microprocessor array structures, such as the reorder buffer and branch history table. SRAS masks errors that could otherwise lead to slow system recoveries. To detect row errors, every write to a row is mirrored to a dedicated "check row." We then read out both the written row and check row and compare their results. To correct errors, SRAS maps out faulty array rows with a level of indirection.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Dependable Systems and Networks
Pages51-60
Number of pages10
StatePublished - 2004
Externally publishedYes
Event2004 International Conference on Dependable Systems and Networks - Florence, Italy
Duration: Jun 28 2004Jul 1 2004

Other

Other2004 International Conference on Dependable Systems and Networks
CountryItaly
CityFlorence
Period6/28/047/1/04

ASJC Scopus subject areas

  • Computer Science (miscellaneous)
  • Computer Networks and Communications

Fingerprint Dive into the research topics of 'Tolerating hard faults in microprocessor array structures'. Together they form a unique fingerprint.

Cite this