Test infrastructure design for mixed-signal SOCs with wrapped analog cores

Anuja Sehgal, Sule Ozev

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

Many system-on-chips (SOCs) today contain both digital- and analog-embedded cores. Even though the test cost for such mixed-signal SOCs is significantly higher than that for digital SOCs, most prior research in this area has focused exclusively on digital cores. We propose a low-cost test development methodology for mixed-signal SOCs that allows the analog and digital cores to be tested in a unified manner, thereby minimizing the overall test cost. The analog cores in the SOC are wrapped such that they can be accessed using a digital test access mechanism (TAM). We evaluate the impact of the use of analog test wrappers on area overhead and test time. To reduce area overhead, we present an analog test wrapper optimization technique, which is then combined with TAM optimization in a cost-oriented heuristic approach for test scheduling. We also demonstrate the feasibility of using analog wrappers by presenting transistor-level simulations for an analog wrapper and a representative core. We present experimental results for three SOCs from the ITC '02 test benchmarks that have been augmented with three analog cores: an I-Q transmit path pair and an audio CODEC path used in cellular phone applications.

Original languageEnglish (US)
Pages (from-to)292-304
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume14
Issue number3
DOIs
StatePublished - Mar 2006
Externally publishedYes

Fingerprint

Signal systems
Costs
System-on-chip
Transistors
Scheduling

Keywords

  • Full-chip testing
  • Mixed-signal SOC testing
  • SOC testing
  • Test access mechanism (TAM) optimization
  • Test scheduling
  • Wrapper design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Test infrastructure design for mixed-signal SOCs with wrapped analog cores. / Sehgal, Anuja; Ozev, Sule.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 3, 03.2006, p. 292-304.

Research output: Contribution to journalArticle

@article{375ac1daeb104710b44a018a94d4a367,
title = "Test infrastructure design for mixed-signal SOCs with wrapped analog cores",
abstract = "Many system-on-chips (SOCs) today contain both digital- and analog-embedded cores. Even though the test cost for such mixed-signal SOCs is significantly higher than that for digital SOCs, most prior research in this area has focused exclusively on digital cores. We propose a low-cost test development methodology for mixed-signal SOCs that allows the analog and digital cores to be tested in a unified manner, thereby minimizing the overall test cost. The analog cores in the SOC are wrapped such that they can be accessed using a digital test access mechanism (TAM). We evaluate the impact of the use of analog test wrappers on area overhead and test time. To reduce area overhead, we present an analog test wrapper optimization technique, which is then combined with TAM optimization in a cost-oriented heuristic approach for test scheduling. We also demonstrate the feasibility of using analog wrappers by presenting transistor-level simulations for an analog wrapper and a representative core. We present experimental results for three SOCs from the ITC '02 test benchmarks that have been augmented with three analog cores: an I-Q transmit path pair and an audio CODEC path used in cellular phone applications.",
keywords = "Full-chip testing, Mixed-signal SOC testing, SOC testing, Test access mechanism (TAM) optimization, Test scheduling, Wrapper design",
author = "Anuja Sehgal and Sule Ozev",
year = "2006",
month = "3",
doi = "10.1109/TVLSI.2006.871758",
language = "English (US)",
volume = "14",
pages = "292--304",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Test infrastructure design for mixed-signal SOCs with wrapped analog cores

AU - Sehgal, Anuja

AU - Ozev, Sule

PY - 2006/3

Y1 - 2006/3

N2 - Many system-on-chips (SOCs) today contain both digital- and analog-embedded cores. Even though the test cost for such mixed-signal SOCs is significantly higher than that for digital SOCs, most prior research in this area has focused exclusively on digital cores. We propose a low-cost test development methodology for mixed-signal SOCs that allows the analog and digital cores to be tested in a unified manner, thereby minimizing the overall test cost. The analog cores in the SOC are wrapped such that they can be accessed using a digital test access mechanism (TAM). We evaluate the impact of the use of analog test wrappers on area overhead and test time. To reduce area overhead, we present an analog test wrapper optimization technique, which is then combined with TAM optimization in a cost-oriented heuristic approach for test scheduling. We also demonstrate the feasibility of using analog wrappers by presenting transistor-level simulations for an analog wrapper and a representative core. We present experimental results for three SOCs from the ITC '02 test benchmarks that have been augmented with three analog cores: an I-Q transmit path pair and an audio CODEC path used in cellular phone applications.

AB - Many system-on-chips (SOCs) today contain both digital- and analog-embedded cores. Even though the test cost for such mixed-signal SOCs is significantly higher than that for digital SOCs, most prior research in this area has focused exclusively on digital cores. We propose a low-cost test development methodology for mixed-signal SOCs that allows the analog and digital cores to be tested in a unified manner, thereby minimizing the overall test cost. The analog cores in the SOC are wrapped such that they can be accessed using a digital test access mechanism (TAM). We evaluate the impact of the use of analog test wrappers on area overhead and test time. To reduce area overhead, we present an analog test wrapper optimization technique, which is then combined with TAM optimization in a cost-oriented heuristic approach for test scheduling. We also demonstrate the feasibility of using analog wrappers by presenting transistor-level simulations for an analog wrapper and a representative core. We present experimental results for three SOCs from the ITC '02 test benchmarks that have been augmented with three analog cores: an I-Q transmit path pair and an audio CODEC path used in cellular phone applications.

KW - Full-chip testing

KW - Mixed-signal SOC testing

KW - SOC testing

KW - Test access mechanism (TAM) optimization

KW - Test scheduling

KW - Wrapper design

UR - http://www.scopus.com/inward/record.url?scp=33646395149&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646395149&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2006.871758

DO - 10.1109/TVLSI.2006.871758

M3 - Article

AN - SCOPUS:33646395149

VL - 14

SP - 292

EP - 304

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

ER -