Test application for analog/RF circuits with low computational burden

Ender Yilmaz, Sule Ozev

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating the unnecessary tests has always been the approach for high volume production in the analog domain. However, once determined, the test set remains typically fixed for all devices. We propose to exploit the statistical diversity of the manufactured devices and adaptively eliminate tests that are determined to be unnecessary based on information obtained on the circuit under test. Test time information is incorporated in the method to yield short test time. The proposed methodology is computationally efficient and imposes very little overhead on the tester. We compare our results with other similar specification-based test reduction techniques for a low noise amplifier (LNA) circuit and an analog industrial circuit. Results show 85% test quality improvement for the same test time or 24% test time reduction for the same test quality for the LNA circuit. Moreover, near zero defective parts per million is achieved for the industrial circuit.

Original languageEnglish (US)
Article number6200445
Pages (from-to)968-979
Number of pages12
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume31
Issue number6
DOIs
StatePublished - 2012

Fingerprint

Networks (circuits)
Low noise amplifiers
Specifications

Keywords

  • Adaptive test
  • analog/RF circuits
  • test compaction

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Test application for analog/RF circuits with low computational burden. / Yilmaz, Ender; Ozev, Sule.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 31, No. 6, 6200445, 2012, p. 968-979.

Research output: Contribution to journalArticle

@article{65babf660db9400aabd6abfc983bf45f,
title = "Test application for analog/RF circuits with low computational burden",
abstract = "In this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating the unnecessary tests has always been the approach for high volume production in the analog domain. However, once determined, the test set remains typically fixed for all devices. We propose to exploit the statistical diversity of the manufactured devices and adaptively eliminate tests that are determined to be unnecessary based on information obtained on the circuit under test. Test time information is incorporated in the method to yield short test time. The proposed methodology is computationally efficient and imposes very little overhead on the tester. We compare our results with other similar specification-based test reduction techniques for a low noise amplifier (LNA) circuit and an analog industrial circuit. Results show 85{\%} test quality improvement for the same test time or 24{\%} test time reduction for the same test quality for the LNA circuit. Moreover, near zero defective parts per million is achieved for the industrial circuit.",
keywords = "Adaptive test, analog/RF circuits, test compaction",
author = "Ender Yilmaz and Sule Ozev",
year = "2012",
doi = "10.1109/TCAD.2011.2181846",
language = "English (US)",
volume = "31",
pages = "968--979",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Test application for analog/RF circuits with low computational burden

AU - Yilmaz, Ender

AU - Ozev, Sule

PY - 2012

Y1 - 2012

N2 - In this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating the unnecessary tests has always been the approach for high volume production in the analog domain. However, once determined, the test set remains typically fixed for all devices. We propose to exploit the statistical diversity of the manufactured devices and adaptively eliminate tests that are determined to be unnecessary based on information obtained on the circuit under test. Test time information is incorporated in the method to yield short test time. The proposed methodology is computationally efficient and imposes very little overhead on the tester. We compare our results with other similar specification-based test reduction techniques for a low noise amplifier (LNA) circuit and an analog industrial circuit. Results show 85% test quality improvement for the same test time or 24% test time reduction for the same test quality for the LNA circuit. Moreover, near zero defective parts per million is achieved for the industrial circuit.

AB - In this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating the unnecessary tests has always been the approach for high volume production in the analog domain. However, once determined, the test set remains typically fixed for all devices. We propose to exploit the statistical diversity of the manufactured devices and adaptively eliminate tests that are determined to be unnecessary based on information obtained on the circuit under test. Test time information is incorporated in the method to yield short test time. The proposed methodology is computationally efficient and imposes very little overhead on the tester. We compare our results with other similar specification-based test reduction techniques for a low noise amplifier (LNA) circuit and an analog industrial circuit. Results show 85% test quality improvement for the same test time or 24% test time reduction for the same test quality for the LNA circuit. Moreover, near zero defective parts per million is achieved for the industrial circuit.

KW - Adaptive test

KW - analog/RF circuits

KW - test compaction

UR - http://www.scopus.com/inward/record.url?scp=84861442676&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861442676&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2011.2181846

DO - 10.1109/TCAD.2011.2181846

M3 - Article

AN - SCOPUS:84861442676

VL - 31

SP - 968

EP - 979

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 6

M1 - 6200445

ER -