Temperature dependent wire delay estimation in floorplanning

Andreas Thor Winther, Wei Liu, Alberto Nannarelli, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Due to large variations in temperature in VLSI circuits and the linear relationship between metal resistance and temperature, the delay through wires of the same length can be different. Traditional thermal aware floorplanning algorithms use wirelength to estimate delay and routability. In this work, we show that using wirelength as the evaluation metric does not always produce a floorplan with the shortest delay. We propose a temperature dependent wire delay estimation method for thermal aware floorplanning algorithms, which takes into account the thermal effect on wire delay. The experiment results show that a shorter delay can be achieved using the proposed method. In addition, we also discuss the congestion and reliability issues as they are closely related to routing and temperature.

Original languageEnglish (US)
Title of host publication2011 NORCHIP
DOIs
StatePublished - 2011
Event2011 NORCHIP - Lund, Sweden
Duration: Nov 14 2011Nov 15 2011

Other

Other2011 NORCHIP
CountrySweden
CityLund
Period11/14/1111/15/11

Fingerprint

Wire
Temperature
VLSI circuits
Thermal effects
Metals
Experiments
Hot Temperature

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Temperature dependent wire delay estimation in floorplanning. / Winther, Andreas Thor; Liu, Wei; Nannarelli, Alberto; Vrudhula, Sarma.

2011 NORCHIP. 2011. 6126741.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Winther, AT, Liu, W, Nannarelli, A & Vrudhula, S 2011, Temperature dependent wire delay estimation in floorplanning. in 2011 NORCHIP., 6126741, 2011 NORCHIP, Lund, Sweden, 11/14/11. https://doi.org/10.1109/NORCHP.2011.6126741
Winther, Andreas Thor ; Liu, Wei ; Nannarelli, Alberto ; Vrudhula, Sarma. / Temperature dependent wire delay estimation in floorplanning. 2011 NORCHIP. 2011.
@inproceedings{1da55a4e52f5499a98c0dfe645f6d222,
title = "Temperature dependent wire delay estimation in floorplanning",
abstract = "Due to large variations in temperature in VLSI circuits and the linear relationship between metal resistance and temperature, the delay through wires of the same length can be different. Traditional thermal aware floorplanning algorithms use wirelength to estimate delay and routability. In this work, we show that using wirelength as the evaluation metric does not always produce a floorplan with the shortest delay. We propose a temperature dependent wire delay estimation method for thermal aware floorplanning algorithms, which takes into account the thermal effect on wire delay. The experiment results show that a shorter delay can be achieved using the proposed method. In addition, we also discuss the congestion and reliability issues as they are closely related to routing and temperature.",
author = "Winther, {Andreas Thor} and Wei Liu and Alberto Nannarelli and Sarma Vrudhula",
year = "2011",
doi = "10.1109/NORCHP.2011.6126741",
language = "English (US)",
isbn = "9781457705168",
booktitle = "2011 NORCHIP",

}

TY - GEN

T1 - Temperature dependent wire delay estimation in floorplanning

AU - Winther, Andreas Thor

AU - Liu, Wei

AU - Nannarelli, Alberto

AU - Vrudhula, Sarma

PY - 2011

Y1 - 2011

N2 - Due to large variations in temperature in VLSI circuits and the linear relationship between metal resistance and temperature, the delay through wires of the same length can be different. Traditional thermal aware floorplanning algorithms use wirelength to estimate delay and routability. In this work, we show that using wirelength as the evaluation metric does not always produce a floorplan with the shortest delay. We propose a temperature dependent wire delay estimation method for thermal aware floorplanning algorithms, which takes into account the thermal effect on wire delay. The experiment results show that a shorter delay can be achieved using the proposed method. In addition, we also discuss the congestion and reliability issues as they are closely related to routing and temperature.

AB - Due to large variations in temperature in VLSI circuits and the linear relationship between metal resistance and temperature, the delay through wires of the same length can be different. Traditional thermal aware floorplanning algorithms use wirelength to estimate delay and routability. In this work, we show that using wirelength as the evaluation metric does not always produce a floorplan with the shortest delay. We propose a temperature dependent wire delay estimation method for thermal aware floorplanning algorithms, which takes into account the thermal effect on wire delay. The experiment results show that a shorter delay can be achieved using the proposed method. In addition, we also discuss the congestion and reliability issues as they are closely related to routing and temperature.

UR - http://www.scopus.com/inward/record.url?scp=84863040838&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863040838&partnerID=8YFLogxK

U2 - 10.1109/NORCHP.2011.6126741

DO - 10.1109/NORCHP.2011.6126741

M3 - Conference contribution

AN - SCOPUS:84863040838

SN - 9781457705168

BT - 2011 NORCHIP

ER -