Target NoC platform

Umit Y. Ogras; Radu Marculescu

doi:10.1007/978-94-007-3958-1_4

Target NoC platform

Umit Y. Ogras, Radu Marculescu

Research output: Chapter in Book/Report/Conference proceeding › Chapter

3 Scopus citations

Abstract

This chapter provides an overview of the network-on-chip architecture and application models utilized in this book. We first describe the target NoC platform and list our basic assumptions. Then, we present the NoC architecture and application models employed throughout the book. Finally, we conclude this chapter by discussing the technology implications on networks-on-chip design.

Original language	English (US)
Title of host publication	Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
Publisher	Springer Verlag
Pages	39-47
Number of pages	9
ISBN (Print)	9789400739574
DOIs	https://doi.org/10.1007/978-94-007-3958-1_4
State	Published - 2013

Publication series

Name	Lecture Notes in Electrical Engineering
Volume	184
ISSN (Print)	1876-1100
ISSN (Electronic)	1876-1119

ASJC Scopus subject areas

Industrial and Manufacturing Engineering

Access to Document

10.1007/978-94-007-3958-1_4

Cite this

@inbook{70dc4676cb094dac8f869bfe40068ecd,

title = "Target NoC platform",

abstract = "This chapter provides an overview of the network-on-chip architecture and application models utilized in this book. We first describe the target NoC platform and list our basic assumptions. Then, we present the NoC architecture and application models employed throughout the book. Finally, we conclude this chapter by discussing the technology implications on networks-on-chip design.",

author = "Ogras, {Umit Y.} and Radu Marculescu",

year = "2013",

doi = "10.1007/978-94-007-3958-1_4",

language = "English (US)",

isbn = "9789400739574",

series = "Lecture Notes in Electrical Engineering",

publisher = "Springer Verlag",

pages = "39--47",

booktitle = "Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures",

}

TY - CHAP

T1 - Target NoC platform

AU - Ogras, Umit Y.

AU - Marculescu, Radu

PY - 2013

Y1 - 2013

N2 - This chapter provides an overview of the network-on-chip architecture and application models utilized in this book. We first describe the target NoC platform and list our basic assumptions. Then, we present the NoC architecture and application models employed throughout the book. Finally, we conclude this chapter by discussing the technology implications on networks-on-chip design.

AB - This chapter provides an overview of the network-on-chip architecture and application models utilized in this book. We first describe the target NoC platform and list our basic assumptions. Then, we present the NoC architecture and application models employed throughout the book. Finally, we conclude this chapter by discussing the technology implications on networks-on-chip design.

UR - http://www.scopus.com/inward/record.url?scp=84875891123&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875891123&partnerID=8YFLogxK

U2 - 10.1007/978-94-007-3958-1_4

DO - 10.1007/978-94-007-3958-1_4

M3 - Chapter

AN - SCOPUS:84875891123

SN - 9789400739574

T3 - Lecture Notes in Electrical Engineering

SP - 39

EP - 47

BT - Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures

PB - Springer Verlag

ER -

Target NoC platform

Abstract

Publication series

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this