Target architecture automation for reconfigurable logic blocks

Mayur Srinivasan, Sethuraman Panchanathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper proposes the design of a tool that automates the generation of the target architecture onto which reconfigurable logic blocks are mapped. The target architecture is hierarchical in nature and includes both the number and complexity of the interconnect switches at each level. The architecture is generated based on our proposed vector space model for representing interconnections between reconfigurable blocks. The automation is based on our modified version of constrained agglomerative hierarchical clustering that has been proven as the best hierarchical clustering approach in the field of data mining. The proposed architecture optimizes both transient and static power while meeting timing constraints.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04
EditorsT.P. Plaks
Number of pages1
StatePublished - Dec 1 2004
EventProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04 - Las Vegas, NV, United States
Duration: Jun 21 2004Jun 24 2004

Publication series

NameProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04

Other

OtherProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04
CountryUnited States
CityLas Vegas, NV
Period6/21/046/24/04

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Target architecture automation for reconfigurable logic blocks'. Together they form a unique fingerprint.

  • Cite this

    Srinivasan, M., & Panchanathan, S. (2004). Target architecture automation for reconfigurable logic blocks. In T. P. Plaks (Ed.), Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04 (Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04).