TY - GEN
T1 - Systematic derivation of VLSI arrays for digital DSP algorithms
AU - Kiaei, Sayfe
PY - 1991/12/1
Y1 - 1991/12/1
N2 - The authors present an overview of synthesis methods for VLSI array processors. The synthesis was based on expressing the algorithm in terms of a set of recurrence equations which were mapped onto a set of processing elements connected in a systolic fashion. A method for the synthesis of multirate arrays is outlined. To show the synthesis procedure, the systematic derivation of the array structure for infinite impulse response (IIR) digital filters is presented. The authors illustrate how these transformations can be applied.
AB - The authors present an overview of synthesis methods for VLSI array processors. The synthesis was based on expressing the algorithm in terms of a set of recurrence equations which were mapped onto a set of processing elements connected in a systolic fashion. A method for the synthesis of multirate arrays is outlined. To show the synthesis procedure, the systematic derivation of the array structure for infinite impulse response (IIR) digital filters is presented. The authors illustrate how these transformations can be applied.
UR - http://www.scopus.com/inward/record.url?scp=0026396963&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0026396963&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0026396963
SN - 0879426381
T3 - IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. Conference Proceedings
SP - 623
EP - 626
BT - IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. Conference Proceedings
A2 - Anon, null
PB - Publ by IEEE
T2 - Proceedings of the 1991 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing Processing. Conference Proceedings
Y2 - 9 May 1991 through 10 May 1991
ER -