System-level buffer allocation for application-specific networks-on-chip router design

Jingcao Hu, Umit Ogras, Radu Marculescu

Research output: Contribution to journalArticle

157 Citations (Scopus)

Abstract

In this paper, a novel system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs) is presented. More precisely, given the traffic characteristics of the target application and the total budget of the available buffering space, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of buffering resources (currently used in NoC design), which can significantly degrade the overall system performance. Indeed, the experimental results show that while the proposed algorithm is very fast, significant performance improvements can be achieved compared to the uniform buffer allocation. For instance, for a complex audio/video application, about 80% savings in buffering resources, can be achieved by smart buffer allocation using the proposed algorithm.

Original languageEnglish (US)
Pages (from-to)2919-2933
Number of pages15
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume25
Issue number12
DOIs
StatePublished - Dec 2006
Externally publishedYes

Fingerprint

Routers
Planning
Network-on-chip

Keywords

  • Buffer sizing
  • Design automation
  • Low power
  • Networks-on-chip (NoCs)
  • Optimization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Computer Science Applications
  • Computational Theory and Mathematics

Cite this

System-level buffer allocation for application-specific networks-on-chip router design. / Hu, Jingcao; Ogras, Umit; Marculescu, Radu.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 12, 12.2006, p. 2919-2933.

Research output: Contribution to journalArticle

@article{1717304e1db5495c8a545cd2cbcef20e,
title = "System-level buffer allocation for application-specific networks-on-chip router design",
abstract = "In this paper, a novel system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs) is presented. More precisely, given the traffic characteristics of the target application and the total budget of the available buffering space, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of buffering resources (currently used in NoC design), which can significantly degrade the overall system performance. Indeed, the experimental results show that while the proposed algorithm is very fast, significant performance improvements can be achieved compared to the uniform buffer allocation. For instance, for a complex audio/video application, about 80{\%} savings in buffering resources, can be achieved by smart buffer allocation using the proposed algorithm.",
keywords = "Buffer sizing, Design automation, Low power, Networks-on-chip (NoCs), Optimization",
author = "Jingcao Hu and Umit Ogras and Radu Marculescu",
year = "2006",
month = "12",
doi = "10.1109/TCAD.2006.882474",
language = "English (US)",
volume = "25",
pages = "2919--2933",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

TY - JOUR

T1 - System-level buffer allocation for application-specific networks-on-chip router design

AU - Hu, Jingcao

AU - Ogras, Umit

AU - Marculescu, Radu

PY - 2006/12

Y1 - 2006/12

N2 - In this paper, a novel system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs) is presented. More precisely, given the traffic characteristics of the target application and the total budget of the available buffering space, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of buffering resources (currently used in NoC design), which can significantly degrade the overall system performance. Indeed, the experimental results show that while the proposed algorithm is very fast, significant performance improvements can be achieved compared to the uniform buffer allocation. For instance, for a complex audio/video application, about 80% savings in buffering resources, can be achieved by smart buffer allocation using the proposed algorithm.

AB - In this paper, a novel system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs) is presented. More precisely, given the traffic characteristics of the target application and the total budget of the available buffering space, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of buffering resources (currently used in NoC design), which can significantly degrade the overall system performance. Indeed, the experimental results show that while the proposed algorithm is very fast, significant performance improvements can be achieved compared to the uniform buffer allocation. For instance, for a complex audio/video application, about 80% savings in buffering resources, can be achieved by smart buffer allocation using the proposed algorithm.

KW - Buffer sizing

KW - Design automation

KW - Low power

KW - Networks-on-chip (NoCs)

KW - Optimization

UR - http://www.scopus.com/inward/record.url?scp=33845651403&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33845651403&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2006.882474

DO - 10.1109/TCAD.2006.882474

M3 - Article

AN - SCOPUS:33845651403

VL - 25

SP - 2919

EP - 2933

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 12

ER -