Abstract

Characterization and modeling of bias temperature instability (BTI) is conventionally based on time-dependent shifts in threshold voltage (Vth) resulting from stress and relaxation conditions. Contributions of oxide near-interfacial (i.e., border) and interface traps are not independently captured in these conventional methods. By considering the effects of charge trapping dynamics on MOSFET operation, we present new techniques for characterizing and modeling the contributions of oxide and interface traps. Characterization is based on the rapid response of interface traps to high-frequency measurements of inverse subthreshold slope (S), for which slower oxide traps do not contribute, as their occupancy does not change at high frequencies. The modeling approach uses calculations of surface potential (ψs) to describe the distinct contributions of oxide and interface traps on BTI. Combined with capture/emission time maps, this approach describes BTI-induced ΔS, and Δ Vth stress/recovery characteristics.

Original languageEnglish (US)
Title of host publication2016 International Reliability Physics Symposium, IRPS 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
PagesXT061-XT066
ISBN (Electronic)9781467391368
DOIs
StatePublished - Sep 22 2016
Event2016 International Reliability Physics Symposium, IRPS 2016 - Pasadena, United States
Duration: Apr 17 2016Apr 21 2016

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
Volume2016-September
ISSN (Print)1541-7026

Other

Other2016 International Reliability Physics Symposium, IRPS 2016
Country/TerritoryUnited States
CityPasadena
Period4/17/164/21/16

Keywords

  • Aging effects
  • MOSFET
  • bias temperature instability (BTI)
  • modeling
  • surface potential

ASJC Scopus subject areas

  • General Engineering

Fingerprint

Dive into the research topics of 'Surface-potential-based compact modeling of BTI'. Together they form a unique fingerprint.

Cite this