Statistical test development for analog circuits under high process variations

Fang Liu, Sule Ozev

Research output: Contribution to journalArticle

28 Citations (Scopus)

Abstract

The test development efforts for analog circuits today are disproportionately high due to the lack of widely accepted automation methods. The evaluation of a particular test input and measurement setup requires the determination of the probabilistic detection of all faults in the circuit. This evaluation step is the most time consuming step during analog test development. Based on the observation that test evaluation requires injecting many parametric and catastrophic faults into the circuit and analyzing the masking effect of process variations, we develop a fault injection and simulation technique for analog circuits that is specifically geared toward information reuse. We also present a heuristic test selection methodology that aims at providing the same coverage level as the full specification measurements while reducing the test time as well as reliance on hard-to-measure parameters. Experimental results on several circuits confirm the high accuracy of our variance analysis technique and show a nearly 72% reduction in the number of tests for a three-stage amplifier circuit in the experiment after the application of the test selection algorithm.

Original languageEnglish (US)
Pages (from-to)1465-1477
Number of pages13
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume26
Issue number8
DOIs
StatePublished - Aug 2007
Externally publishedYes

Fingerprint

Statistical tests
Analog circuits
Networks (circuits)
Analysis of variance (ANOVA)
Automation
Specifications
Experiments

Keywords

  • Analog test
  • Process variability
  • Test time reduction

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Computer Science Applications
  • Computational Theory and Mathematics

Cite this

@article{f7e256f38bf94620bf660ca4690438e7,
title = "Statistical test development for analog circuits under high process variations",
abstract = "The test development efforts for analog circuits today are disproportionately high due to the lack of widely accepted automation methods. The evaluation of a particular test input and measurement setup requires the determination of the probabilistic detection of all faults in the circuit. This evaluation step is the most time consuming step during analog test development. Based on the observation that test evaluation requires injecting many parametric and catastrophic faults into the circuit and analyzing the masking effect of process variations, we develop a fault injection and simulation technique for analog circuits that is specifically geared toward information reuse. We also present a heuristic test selection methodology that aims at providing the same coverage level as the full specification measurements while reducing the test time as well as reliance on hard-to-measure parameters. Experimental results on several circuits confirm the high accuracy of our variance analysis technique and show a nearly 72{\%} reduction in the number of tests for a three-stage amplifier circuit in the experiment after the application of the test selection algorithm.",
keywords = "Analog test, Process variability, Test time reduction",
author = "Fang Liu and Sule Ozev",
year = "2007",
month = "8",
doi = "10.1109/TCAD.2007.891373",
language = "English (US)",
volume = "26",
pages = "1465--1477",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - Statistical test development for analog circuits under high process variations

AU - Liu, Fang

AU - Ozev, Sule

PY - 2007/8

Y1 - 2007/8

N2 - The test development efforts for analog circuits today are disproportionately high due to the lack of widely accepted automation methods. The evaluation of a particular test input and measurement setup requires the determination of the probabilistic detection of all faults in the circuit. This evaluation step is the most time consuming step during analog test development. Based on the observation that test evaluation requires injecting many parametric and catastrophic faults into the circuit and analyzing the masking effect of process variations, we develop a fault injection and simulation technique for analog circuits that is specifically geared toward information reuse. We also present a heuristic test selection methodology that aims at providing the same coverage level as the full specification measurements while reducing the test time as well as reliance on hard-to-measure parameters. Experimental results on several circuits confirm the high accuracy of our variance analysis technique and show a nearly 72% reduction in the number of tests for a three-stage amplifier circuit in the experiment after the application of the test selection algorithm.

AB - The test development efforts for analog circuits today are disproportionately high due to the lack of widely accepted automation methods. The evaluation of a particular test input and measurement setup requires the determination of the probabilistic detection of all faults in the circuit. This evaluation step is the most time consuming step during analog test development. Based on the observation that test evaluation requires injecting many parametric and catastrophic faults into the circuit and analyzing the masking effect of process variations, we develop a fault injection and simulation technique for analog circuits that is specifically geared toward information reuse. We also present a heuristic test selection methodology that aims at providing the same coverage level as the full specification measurements while reducing the test time as well as reliance on hard-to-measure parameters. Experimental results on several circuits confirm the high accuracy of our variance analysis technique and show a nearly 72% reduction in the number of tests for a three-stage amplifier circuit in the experiment after the application of the test selection algorithm.

KW - Analog test

KW - Process variability

KW - Test time reduction

UR - http://www.scopus.com/inward/record.url?scp=34547157032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547157032&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2007.891373

DO - 10.1109/TCAD.2007.891373

M3 - Article

VL - 26

SP - 1465

EP - 1477

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 8

ER -